{"id":"https://openalex.org/W4394569872","doi":"https://doi.org/10.1145/3656472","title":"ARM-CO-UP: ARM COoperative Utilization of Processors","display_name":"ARM-CO-UP: ARM COoperative Utilization of Processors","publication_year":2024,"publication_date":"2024-04-08","ids":{"openalex":"https://openalex.org/W4394569872","doi":"https://doi.org/10.1145/3656472"},"language":"en","primary_location":{"id":"doi:10.1145/3656472","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3656472","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3656472","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3656472","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108999618","display_name":"Ehsan Aghapour","orcid":"https://orcid.org/0000-0002-0291-7555"},"institutions":[{"id":"https://openalex.org/I4210135670","display_name":"Amsterdam University of the Arts","ror":"https://ror.org/04dde1554","country_code":"NL","type":"education","lineage":["https://openalex.org/I4210135670"]},{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ehsan Aghapour","raw_affiliation_strings":["University of Amsterdam, Amsterdam, Netherlands","Informatics Institute University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-0291-7555","affiliations":[{"raw_affiliation_string":"University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I4210135670","https://openalex.org/I887064364"]},{"raw_affiliation_string":"Informatics Institute University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040204792","display_name":"Dolly Sapra","orcid":"https://orcid.org/0000-0003-3590-0394"},"institutions":[{"id":"https://openalex.org/I4210135670","display_name":"Amsterdam University of the Arts","ror":"https://ror.org/04dde1554","country_code":"NL","type":"education","lineage":["https://openalex.org/I4210135670"]},{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Dolly Sapra","raw_affiliation_strings":["University of Amsterdam, Amsterdam, Netherlands","Informatics Institute University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":"https://orcid.org/0000-0003-3590-0394","affiliations":[{"raw_affiliation_string":"University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I4210135670","https://openalex.org/I887064364"]},{"raw_affiliation_string":"Informatics Institute University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084046597","display_name":"Andy D. Pimentel","orcid":"https://orcid.org/0000-0002-2043-4469"},"institutions":[{"id":"https://openalex.org/I4210135670","display_name":"Amsterdam University of the Arts","ror":"https://ror.org/04dde1554","country_code":"NL","type":"education","lineage":["https://openalex.org/I4210135670"]},{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Andy Pimentel","raw_affiliation_strings":["University of Amsterdam, Amsterdam, Netherlands","Informatics Institute University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-2043-4469","affiliations":[{"raw_affiliation_string":"University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I4210135670","https://openalex.org/I887064364"]},{"raw_affiliation_string":"Informatics Institute University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I887064364"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067055700","display_name":"Anuj Pathania","orcid":"https://orcid.org/0000-0002-5813-7021"},"institutions":[{"id":"https://openalex.org/I4210135670","display_name":"Amsterdam University of the Arts","ror":"https://ror.org/04dde1554","country_code":"NL","type":"education","lineage":["https://openalex.org/I4210135670"]},{"id":"https://openalex.org/I887064364","display_name":"University of Amsterdam","ror":"https://ror.org/04dkp9463","country_code":"NL","type":"education","lineage":["https://openalex.org/I887064364"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Anuj Pathania","raw_affiliation_strings":["University of Amsterdam, Amsterdam, Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-5813-7021","affiliations":[{"raw_affiliation_string":"University of Amsterdam, Amsterdam, Netherlands","institution_ids":["https://openalex.org/I4210135670","https://openalex.org/I887064364"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.294,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.79065405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"29","issue":"5","first_page":"1","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8938562870025635},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7567474842071533},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.7434969544410706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5365313291549683},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4924338757991791},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.46620973944664},{"id":"https://openalex.org/keywords/inference-engine","display_name":"Inference engine","score":0.4620814323425293},{"id":"https://openalex.org/keywords/type-inference","display_name":"Type inference","score":0.4553965628147125},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.44363126158714294},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4436025619506836},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.43358585238456726},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4226672947406769},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42216798663139343},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.346416711807251},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11998453736305237},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10330009460449219},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09449326992034912}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8938562870025635},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7567474842071533},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.7434969544410706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5365313291549683},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4924338757991791},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.46620973944664},{"id":"https://openalex.org/C46743427","wikidata":"https://www.wikidata.org/wiki/Q1341685","display_name":"Inference engine","level":3,"score":0.4620814323425293},{"id":"https://openalex.org/C198370458","wikidata":"https://www.wikidata.org/wiki/Q586459","display_name":"Type inference","level":3,"score":0.4553965628147125},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.44363126158714294},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4436025619506836},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.43358585238456726},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4226672947406769},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42216798663139343},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.346416711807251},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11998453736305237},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10330009460449219},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09449326992034912},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3656472","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3656472","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3656472","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},{"id":"pmh:oai:dare.uva.nl:openaire_cris_publications/d4ed8394-5a73-445e-aa77-6cabdc308d5a","is_oa":true,"landing_page_url":"https://handle.uba.uva.nl/personal/pure/en/publications/armcoup-arm-cooperative-utilization-of-processors(d4ed8394-5a73-445e-aa77-6cabdc308d5a).html","pdf_url":"https://pure.uva.nl/ws/files/208430410/ARM-CO-UP.pdf","source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Aghapour, E, Sapra, D, Pimentel, A & Pathania, A 2024, 'ARM-CO-UP: ARM COoperative Utilization of Processors', ACM Transactions on Design Automation of Electronic Systems, vol. 29, no. 5, 86. https://doi.org/10.1145/3656472","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:dare.uva.nl:publications/d4ed8394-5a73-445e-aa77-6cabdc308d5a","is_oa":true,"landing_page_url":"https://hdl.handle.net/11245.1/d4ed8394-5a73-445e-aa77-6cabdc308d5a","pdf_url":null,"source":{"id":"https://openalex.org/S4306400088","display_name":"UvA-DARE (University of Amsterdam)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I887064364","host_organization_name":"University of Amsterdam","host_organization_lineage":["https://openalex.org/I887064364"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Aghapour, E, Sapra, D, Pimentel, A & Pathania, A 2024, 'ARM-CO-UP: ARM COoperative Utilization of Processors', ACM Transactions on Design Automation of Electronic Systems, vol. 29, no. 5, 86. https://doi.org/10.1145/3656472","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1145/3656472","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3656472","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3656472","source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4394569872.pdf","grobid_xml":"https://content.openalex.org/works/W4394569872.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W2113658568","https://openalex.org/W2155303148","https://openalex.org/W2789246071","https://openalex.org/W2922395136","https://openalex.org/W2931743911","https://openalex.org/W2963884515","https://openalex.org/W2971002981","https://openalex.org/W2989331028","https://openalex.org/W3017948916","https://openalex.org/W3048721516","https://openalex.org/W3083175178","https://openalex.org/W3091956719","https://openalex.org/W3095320840","https://openalex.org/W3105888187","https://openalex.org/W3126823254","https://openalex.org/W3169512402","https://openalex.org/W3186120077","https://openalex.org/W3186289964","https://openalex.org/W4210338699","https://openalex.org/W4210835752","https://openalex.org/W4232151093","https://openalex.org/W4247264372","https://openalex.org/W4303645613","https://openalex.org/W4313496554","https://openalex.org/W4317038519","https://openalex.org/W4386764983","https://openalex.org/W4388280296"],"related_works":["https://openalex.org/W2005635288","https://openalex.org/W1592982659","https://openalex.org/W2138574009","https://openalex.org/W2534461193","https://openalex.org/W3127172286","https://openalex.org/W3211218493","https://openalex.org/W2463263055","https://openalex.org/W3015480182","https://openalex.org/W2774142458","https://openalex.org/W2384439204"],"abstract_inverted_index":{"HMPSoCs":[0,23,38],"combine":[1],"different":[2,30],"processors":[3],"on":[4,77],"a":[5,68,119,145],"single":[6,69,120],"chip.":[7],"They":[8],"enable":[9],"powerful":[10],"embedded":[11,27],"devices,":[12],"which":[13],"increasingly":[14],"perform":[15,25],"ML":[16],"inference":[17,28,48,60,95,113,117,151],"tasks":[18],"at":[19],"the":[20,42,73,78,108,124],"edge.":[21],"State-of-the-art":[22],"can":[24,39],"on-chip":[26],"using":[29,97],"processors,":[31],"such":[32],"as":[33],"CPUs,":[34],"GPUs,":[35],"and":[36,50,91,140,156,166],"NPUs.":[37],"potentially":[40],"overcome":[41],"limitation":[43],"of":[44,55,87,100],"low":[45],"single-processor":[46],"CNN":[47,150,154],"performance":[49],"efficiency":[51,139],"by":[52],"cooperative":[53],"use":[54],"multiple":[56],"processors.":[57],"However,":[58],"standard":[59],"frameworks":[61],"for":[62,103,118,136,148],"edge":[63],"devices":[64],"typically":[65],"utilize":[66],"only":[67],"processor.":[70],"We":[71],"present":[72],"ARM-CO-UP":[74,82,143],"framework":[75,83,147],"built":[76],"ARM-CL":[79],"library.":[80],"The":[81],"supports":[84,129],"two":[85],"modes":[86,135],"operation":[88],"\u2013":[89],"Pipeline":[90,109],"Switch.":[92],"It":[93,111],"optimizes":[94],"throughput":[96],"pipelined":[98],"execution":[99],"network":[101],"partitions":[102],"consecutive":[104],"input":[105,121],"frames":[106],"in":[107,123,133],"mode.":[110,126],"improves":[112],"latency":[114],"through":[115],"layer-switched":[116],"frame":[122],"Switch":[125],"Furthermore,":[127],"it":[128],"layer-wise":[130,163],"CPU/GPU":[131],"DVFS":[132,164],"both":[134],"improving":[137],"power":[138],"energy":[141],"consumption.":[142],"is":[144],"comprehensive":[146],"multi-processor":[149],"that":[152],"automates":[153],"partitioning":[155],"mapping,":[157],"pipeline":[158],"synchronization,":[159],"processor":[160],"type":[161],"switching,":[162],",":[165],"closed-source":[167],"NPU":[168],"integration.":[169]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":2}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}