{"id":"https://openalex.org/W4399850843","doi":"https://doi.org/10.1145/3656378","title":"Modular Hardware Design of Pipelined Circuits with Hazards","display_name":"Modular Hardware Design of Pipelined Circuits with Hazards","publication_year":2024,"publication_date":"2024-06-20","ids":{"openalex":"https://openalex.org/W4399850843","doi":"https://doi.org/10.1145/3656378"},"language":"en","primary_location":{"id":"doi:10.1145/3656378","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3656378","pdf_url":null,"source":{"id":"https://openalex.org/S4210216081","display_name":"Proceedings of the ACM on Programming Languages","issn_l":"2475-1421","issn":["2475-1421"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Programming Languages","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://doi.org/10.1145/3656378","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019646433","display_name":"Minseong Jang","orcid":"https://orcid.org/0000-0001-8627-822X"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minseong Jang","raw_affiliation_strings":["KAIST, Daejeon, Korea"],"raw_orcid":"https://orcid.org/0000-0001-8627-822X","affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080805799","display_name":"J. G. Rhee","orcid":"https://orcid.org/0009-0009-4462-3895"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungin Rhee","raw_affiliation_strings":["KAIST, Daejeon, Korea"],"raw_orcid":"https://orcid.org/0009-0009-4462-3895","affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102828853","display_name":"Woojin Lee","orcid":"https://orcid.org/0009-0008-6964-0694"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Woojin Lee","raw_affiliation_strings":["KAIST, Daejeon, Korea"],"raw_orcid":"https://orcid.org/0009-0008-6964-0694","affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099292223","display_name":"Shuangshuang Zhao","orcid":"https://orcid.org/0009-0002-7145-1610"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shuangshuang Zhao","raw_affiliation_strings":["KAIST, Daejeon, Korea"],"raw_orcid":"https://orcid.org/0009-0002-7145-1610","affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078763719","display_name":"Jeehoon Kang","orcid":"https://orcid.org/0000-0002-2115-0871"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jeehoon Kang","raw_affiliation_strings":["KAIST, Daejeon, Korea"],"raw_orcid":"https://orcid.org/0000-0002-2115-0871","affiliations":[{"raw_affiliation_string":"KAIST, Daejeon, Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":1.227,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78736432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"8","issue":"PLDI","first_page":"28","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.816637396812439},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.680031955242157},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5772549510002136},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5564080476760864},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5372222661972046},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5108570456504822},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4953097403049469},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.45940107107162476},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.45217636227607727},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42523807287216187},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3437865376472473},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3436805009841919},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2535567283630371},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20805475115776062},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18772441148757935},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09318304061889648}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.816637396812439},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.680031955242157},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5772549510002136},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5564080476760864},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5372222661972046},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5108570456504822},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4953097403049469},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.45940107107162476},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.45217636227607727},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42523807287216187},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3437865376472473},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3436805009841919},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2535567283630371},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20805475115776062},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18772441148757935},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09318304061889648},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3656378","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3656378","pdf_url":null,"source":{"id":"https://openalex.org/S4210216081","display_name":"Proceedings of the ACM on Programming Languages","issn_l":"2475-1421","issn":["2475-1421"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Programming Languages","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3656378","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3656378","pdf_url":null,"source":{"id":"https://openalex.org/S4210216081","display_name":"Proceedings of the ACM on Programming Languages","issn_l":"2475-1421","issn":["2475-1421"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the ACM on Programming Languages","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2003131643","https://openalex.org/W2012114780","https://openalex.org/W2049600101","https://openalex.org/W2146058971","https://openalex.org/W2160566592","https://openalex.org/W2168113051","https://openalex.org/W2173213060","https://openalex.org/W2180849554","https://openalex.org/W2536441617","https://openalex.org/W2753285289","https://openalex.org/W2761973445","https://openalex.org/W2769860606","https://openalex.org/W2809679348","https://openalex.org/W2936567838","https://openalex.org/W2946332877","https://openalex.org/W2954600699","https://openalex.org/W3030488445","https://openalex.org/W3033189783","https://openalex.org/W3033664232","https://openalex.org/W3034977853","https://openalex.org/W3174771846","https://openalex.org/W4281703854","https://openalex.org/W4318541655","https://openalex.org/W4399850843"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W2109932036","https://openalex.org/W2093081283","https://openalex.org/W2004826944","https://openalex.org/W2544421437","https://openalex.org/W1935030095","https://openalex.org/W3210240295"],"abstract_inverted_index":{"Modular":[0],"design":[1,114,147,182],"is":[2,15,59,105],"critical":[3],"in":[4,119,188,196],"reducing":[5],"hardware":[6],"designer\u2019s":[7],"cognitive":[8],"load":[9],"and":[10,25,31,33,45,99,144,146,150,169,191,198,208,213],"development":[11],"cost.":[12],"However,":[13],"it":[14],"challenging":[16],"to":[17,55,65],"modularize":[18,56,88],"high-performance":[19],"pipelined":[20,57,71,89],"circuits":[21,58,72,90],"with":[22,74,93,97],"structural,":[23],"data,":[24],"control":[26,43,100,128],"hazards":[27],"because":[28],"their":[29],"resolution\u2014stalling,":[30],"bypassing,":[32],"discard-and-restarting\u2014introduce":[34],"cross-stage":[35,108],"dependencies.":[36],"The":[37,102],"dependencies":[38,109],"could":[39],"potentially":[40],"mandate":[41],"monolithic":[42],"logic":[44],"create":[46],"combinational":[47,159],"loops,":[48],"hindering":[49],"modular":[50,181],"design.":[51],"An":[52],"effective":[53],"method":[54],"valid-ready":[60,84],"interfaces,":[61,80],"but":[62,95],"they":[63],"apply":[64],"a":[66,81,132,138,148],"relatively":[67],"simple":[68],"form":[69],"of":[70,83,122,127,158],"only":[73,92],"structural":[75,94],"hazards.":[76,101],"We":[77,112,130],"propose":[78],"hazard":[79,117,142,177],"generalization":[82],"interfaces":[85,118,143,178],"that":[86,124,154,176],"can":[87],"not":[91],"also":[96,113],"data":[98],"key":[103],"idea":[104],"enveloping":[106],"the":[107,120,156],"within":[110],"interfaces.":[111],"combinators":[115],"for":[116,137],"style":[121],"map-reduce":[123],"facilitate":[125,180],"decomposition":[126],"logic.":[129],"implement":[131],"compiler":[133],"(to":[134],"synthesizable":[135],"Verilog)":[136],"prototype":[139],"language":[140],"supporting":[141],"combinators,":[145],"sound":[149],"efficient":[151],"type":[152],"checker":[153],"proves":[155],"absence":[157],"loops.":[160],"With":[161],"case":[162],"studies":[163],"on":[164],"5-stage":[165],"RISC-V":[166],"CPU":[167],"core":[168],"100":[170],"Gbps":[171],"Ethernet":[172],"NIC,":[173],"we":[174],"demonstrate":[175],"indeed":[179],"while":[183],"incurring":[184],"no":[185],"noticeable":[186],"cost":[187],"performance,":[189],"power,":[190],"area":[192],"over":[193],"reference":[194],"designs":[195],"Chisel":[197],"Verilog.":[199],"CCS":[200],"Concepts:":[201],"\u2022":[202,211],"Hardware":[203,205],"\u2192":[204,216],"description":[206],"languages":[207,218],"compilation":[209],";":[210],"Software":[212],"its":[214],"engineering":[215],"Functional":[217],".":[219]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-08-18T07:49:30.821534","created_date":"2025-10-10T00:00:00"}