{"id":"https://openalex.org/W4396629973","doi":"https://doi.org/10.1145/3654446.3654477","title":"PCIE-Based Shared Memory Technology between BMC and CPU","display_name":"PCIE-Based Shared Memory Technology between BMC and CPU","publication_year":2023,"publication_date":"2023-12-08","ids":{"openalex":"https://openalex.org/W4396629973","doi":"https://doi.org/10.1145/3654446.3654477"},"language":"en","primary_location":{"id":"doi:10.1145/3654446.3654477","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3654446.3654477","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3654446.3654477","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Conference on Signal Processing, Computer Networks and Communications","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3654446.3654477","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061430474","display_name":"J Liu","orcid":"https://orcid.org/0009-0003-4286-0228"},"institutions":[{"id":"https://openalex.org/I4210118629","display_name":"NARI Group (China)","ror":"https://ror.org/02egn3136","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210118629"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianxin Liu","raw_affiliation_strings":["Jiangsu Automation Research Institute, China"],"raw_orcid":"https://orcid.org/0009-0003-4286-0228","affiliations":[{"raw_affiliation_string":"Jiangsu Automation Research Institute, China","institution_ids":["https://openalex.org/I4210118629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040063093","display_name":"Fuge Wang","orcid":"https://orcid.org/0009-0004-0987-721X"},"institutions":[{"id":"https://openalex.org/I4210118629","display_name":"NARI Group (China)","ror":"https://ror.org/02egn3136","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210118629"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fuge Wang","raw_affiliation_strings":["Jiangsu Automation Research Institute, China"],"raw_orcid":"https://orcid.org/0009-0004-0987-721X","affiliations":[{"raw_affiliation_string":"Jiangsu Automation Research Institute, China","institution_ids":["https://openalex.org/I4210118629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094001531","display_name":"Qingkun Zhuo","orcid":"https://orcid.org/0009-0001-6553-7621"},"institutions":[{"id":"https://openalex.org/I4210118629","display_name":"NARI Group (China)","ror":"https://ror.org/02egn3136","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210118629"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qingkun Zhuo","raw_affiliation_strings":["Jiangsu Automation Research Institute, China"],"raw_orcid":"https://orcid.org/0009-0001-6553-7621","affiliations":[{"raw_affiliation_string":"Jiangsu Automation Research Institute, China","institution_ids":["https://openalex.org/I4210118629"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006913094","display_name":"Xue Yang","orcid":"https://orcid.org/0009-0001-9895-1925"},"institutions":[{"id":"https://openalex.org/I4210118629","display_name":"NARI Group (China)","ror":"https://ror.org/02egn3136","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210118629"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xue Yang","raw_affiliation_strings":["Jiangsu Automation Research Institute, China"],"raw_orcid":"https://orcid.org/0009-0001-9895-1925","affiliations":[{"raw_affiliation_string":"Jiangsu Automation Research Institute, China","institution_ids":["https://openalex.org/I4210118629"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210118629"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.4135966,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"174","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9584000110626221,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.9536447525024414},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775123119354248},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.6033860445022583},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5698049664497375},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5517815351486206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5148822069168091},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4452035129070282},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.42791682481765747},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40555036067962646},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.151230126619339},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.07325497269630432}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.9536447525024414},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775123119354248},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.6033860445022583},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5698049664497375},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5517815351486206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5148822069168091},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4452035129070282},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.42791682481765747},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40555036067962646},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.151230126619339},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.07325497269630432},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3654446.3654477","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3654446.3654477","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3654446.3654477","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Conference on Signal Processing, Computer Networks and Communications","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3654446.3654477","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3654446.3654477","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3654446.3654477","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2nd International Conference on Signal Processing, Computer Networks and Communications","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4396629973.pdf","grobid_xml":"https://content.openalex.org/works/W4396629973.grobid-xml"},"referenced_works_count":4,"referenced_works":["https://openalex.org/W2924789150","https://openalex.org/W3012289811","https://openalex.org/W3030584053","https://openalex.org/W6701137433"],"related_works":["https://openalex.org/W2349791858","https://openalex.org/W2984905932","https://openalex.org/W1578381328","https://openalex.org/W2368611950","https://openalex.org/W254684032","https://openalex.org/W1824582190","https://openalex.org/W1848192231","https://openalex.org/W2388026393","https://openalex.org/W120214571","https://openalex.org/W4291801887"],"abstract_inverted_index":{"Regarding":[0],"the":[1,16,23,30,36,40,51,87,92,96,107,124,128,135,159],"communication":[2,12,28,32,45,64,149],"methods":[3,13],"between":[4,66,163],"BMC":[5,67,76,112,136,164],"(Baseboard":[6],"Management":[7],"Controller)":[8],"and":[9,39,68,90,113,118,140,153,155,165],"CPU,":[10],"traditional":[11],"based":[14,34,47,70],"on":[15,35,48,71],"LPC":[17],"(Low":[18],"Pin-Count)":[19],"interface,":[20],"such":[21],"as":[22],"KCS":[24],"(Keyboard":[25],"Controller":[26],"Style)":[27],"method,":[29],"Serial-Basic":[31],"method":[33,46,65,150],"serial":[37],"port,":[38],"SSIF":[41],"(SMBus":[42],"System":[43],"Interface)":[44],"I2C,":[49],"have":[50],"defects":[52],"of":[53,75,101,111,132],"low":[54],"data":[55,160],"transfer":[56,161],"rate.":[57],"This":[58],"paper":[59],"proposes":[60],"a":[61,81],"shared":[62,83,93],"memory":[63,84,94,116,130,142],"CPU":[69,102],"PCIE.":[72],"The":[73,99,144],"software":[74,100],"is":[77,103,151],"designed":[78,104],"to":[79,105],"allocate":[80],"64KB":[82],"area":[85],"during":[86,95,123],"startup":[88],"phase":[89],"map":[91,127],"application":[97,125],"phase.":[98],"query":[106],"PCIE":[108],"device":[109],"address":[110],"enable":[114],"its":[115],"space":[117,120,131],"IO":[119],"access":[121],"rights":[122],"phase,":[126],"MMIO":[129],"PCIE,":[133],"configure":[134],"P2A":[137],"functional":[138],"component,":[139],"achieve":[141],"sharing.":[143],"experiments":[145],"show":[146],"that":[147],"this":[148],"stable":[152],"reliable,":[154],"can":[156],"effectively":[157],"improve":[158],"rate":[162],"CPU.":[166]},"counts_by_year":[],"updated_date":"2026-08-23T07:36:19.812096","created_date":"2025-10-10T00:00:00"}