{"id":"https://openalex.org/W4394898273","doi":"https://doi.org/10.1145/3650400.3650643","title":"Design and Implementation of Memory Management Unit for LoongArch Architecture","display_name":"Design and Implementation of Memory Management Unit for LoongArch Architecture","publication_year":2023,"publication_date":"2023-10-20","ids":{"openalex":"https://openalex.org/W4394898273","doi":"https://doi.org/10.1145/3650400.3650643"},"language":"en","primary_location":{"id":"doi:10.1145/3650400.3650643","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3650400.3650643","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3650400.3650643","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 7th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3650400.3650643","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005992748","display_name":"Lin Chen","orcid":"https://orcid.org/0000-0002-3901-7104"},"institutions":[{"id":"https://openalex.org/I115212828","display_name":"Beijing Language and Culture University","ror":"https://ror.org/03te2zs36","country_code":"CN","type":"education","lineage":["https://openalex.org/I115212828"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lin Chen","raw_affiliation_strings":["School of Information Science, Beijing Language and Culture University, China"],"raw_orcid":"https://orcid.org/0000-0002-3901-7104","affiliations":[{"raw_affiliation_string":"School of Information Science, Beijing Language and Culture University, China","institution_ids":["https://openalex.org/I115212828"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091538323","display_name":"Xiao Ma","orcid":"https://orcid.org/0000-0002-7994-7058"},"institutions":[{"id":"https://openalex.org/I115212828","display_name":"Beijing Language and Culture University","ror":"https://ror.org/03te2zs36","country_code":"CN","type":"education","lineage":["https://openalex.org/I115212828"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Ma","raw_affiliation_strings":["School of Information Science, Beijing Language and Culture University, China"],"raw_orcid":"https://orcid.org/0000-0002-7994-7058","affiliations":[{"raw_affiliation_string":"School of Information Science, Beijing Language and Culture University, China","institution_ids":["https://openalex.org/I115212828"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I115212828"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41661979,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1447","last_page":"1452"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9415000081062317,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9415000081062317,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9377999901771545,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9368000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.9274380803108215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7966321110725403},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6808995008468628},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.6764472723007202},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6465212106704712},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5416773557662964},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.49580153822898865},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48247984051704407},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4659804701805115},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.44360724091529846},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4432516098022461},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.43973442912101746},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43763384222984314},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2836637496948242},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.14831960201263428},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0996355414390564}],"concepts":[{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.9274380803108215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7966321110725403},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6808995008468628},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.6764472723007202},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6465212106704712},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5416773557662964},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.49580153822898865},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48247984051704407},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4659804701805115},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.44360724091529846},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4432516098022461},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.43973442912101746},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43763384222984314},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2836637496948242},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.14831960201263428},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0996355414390564},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3650400.3650643","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3650400.3650643","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3650400.3650643","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 7th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3650400.3650643","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3650400.3650643","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3650400.3650643","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 7th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5400000214576721,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G8610409833","display_name":null,"funder_award_id":"61972052","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320325046","display_name":"Beijing Language and Culture University","ror":"https://ror.org/03te2zs36"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4394898273.pdf","grobid_xml":"https://content.openalex.org/works/W4394898273.grobid-xml"},"referenced_works_count":7,"referenced_works":["https://openalex.org/W2089039337","https://openalex.org/W3006350291","https://openalex.org/W3011797766","https://openalex.org/W4221070120","https://openalex.org/W4310574335","https://openalex.org/W4323365975","https://openalex.org/W4327521265"],"related_works":["https://openalex.org/W2521131576","https://openalex.org/W3091560401","https://openalex.org/W2475386486","https://openalex.org/W4392593215","https://openalex.org/W2017119312","https://openalex.org/W2381395788","https://openalex.org/W3015096516","https://openalex.org/W743995","https://openalex.org/W4318969896","https://openalex.org/W2355566153"],"abstract_inverted_index":{"A":[0,20],"memory":[1],"management":[2],"unit":[3],"(MMU)":[4],"is":[5,26,51,62],"designed":[6,27,81],"and":[7,28,67,76],"implemented":[8],"for":[9],"a":[10],"32-bit":[11],"LoongArch":[12,34],"architecture":[13],"pipeline":[14,41],"CPU":[15],"using":[16],"the":[17,33,40,49,54,73,80],"FPAG":[18],"platform.":[19],"simple":[21],"yet":[22],"performance-oriented":[23],"TLB":[24],"module":[25],"implemented.":[29,63],"TLB-related":[30],"instructions":[31],"from":[32],"instruction":[35],"set":[36],"are":[37],"added":[38],"to":[39],"CPU.":[42],"The":[43],"virtual-to-physical":[44],"address":[45],"translation":[46],"function":[47],"of":[48,56],"MMU":[50],"achieved.":[52],"Finally,":[53],"handling":[55],"MMU-related":[57],"exceptions":[58],"required":[59],"by":[60],"LoongArch32":[61],"After":[64],"software":[65],"simulation":[66],"board":[68],"testing,":[69],"this":[70],"solution":[71],"meets":[72],"design":[74],"requirements":[75],"can":[77],"complete":[78],"all":[79],"functions.":[82]},"counts_by_year":[],"updated_date":"2026-07-31T08:31:51.225901","created_date":"2025-10-10T00:00:00"}