{"id":"https://openalex.org/W4399487267","doi":"https://doi.org/10.1145/3649476.3658789","title":"A 9 Transistor SRAM Featuring Array-level XOR Parallelism with Secure Data Toggling Operation","display_name":"A 9 Transistor SRAM Featuring Array-level XOR Parallelism with Secure Data Toggling Operation","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399487267","doi":"https://doi.org/10.1145/3649476.3658789"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658789","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658789","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3649476.3658789","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037825143","display_name":"Zihan Yin","orcid":"https://orcid.org/0000-0001-7216-8214"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zihan Yin","raw_affiliation_strings":["Electrical and Computer Engineering, University of Wisconsin-Madison, USA"],"raw_orcid":"https://orcid.org/0000-0001-7216-8214","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Wisconsin-Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011576433","display_name":"Annewsha Datta","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Annewsha Datta","raw_affiliation_strings":["University of Southern California, USA"],"raw_orcid":"https://orcid.org/0009-0004-8261-0589","affiliations":[{"raw_affiliation_string":"University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Shwetha Vijayakumar","orcid":"https://orcid.org/0000-0002-7651-760X"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shwetha Vijayakumar","raw_affiliation_strings":["University of Southern California, USA"],"raw_orcid":"https://orcid.org/0000-0002-7651-760X","affiliations":[{"raw_affiliation_string":"University of Southern California, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022273882","display_name":"Ajey P. Jacob","orcid":"https://orcid.org/0000-0002-9830-0604"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ajey Jacob","raw_affiliation_strings":["Information Sciences Institute, USA"],"raw_orcid":"https://orcid.org/0000-0002-9830-0604","affiliations":[{"raw_affiliation_string":"Information Sciences Institute, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003606780","display_name":"Akhilesh Jaiswal","orcid":"https://orcid.org/0000-0001-9911-2624"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akhilesh Jaiswal","raw_affiliation_strings":["University of Wisconsin-Madison, USA"],"raw_orcid":"https://orcid.org/0000-0001-9911-2624","affiliations":[{"raw_affiliation_string":"University of Wisconsin-Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4514,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48264692,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"277","last_page":"281"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7934190630912781},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6415425539016724},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5196910500526428},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.516846239566803},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4594581425189972},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4463629722595215},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3862191438674927},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3559790849685669},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1645614206790924},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11222347617149353}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7934190630912781},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6415425539016724},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5196910500526428},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.516846239566803},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4594581425189972},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4463629722595215},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3862191438674927},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3559790849685669},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1645614206790924},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11222347617149353},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649476.3658789","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658789","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3649476.3658789","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658789","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1631834051","https://openalex.org/W1992606738","https://openalex.org/W2142908374","https://openalex.org/W2175377689","https://openalex.org/W2331783522","https://openalex.org/W2513930054","https://openalex.org/W2591601611","https://openalex.org/W2613314374","https://openalex.org/W2775637085","https://openalex.org/W2785141883","https://openalex.org/W2809579658","https://openalex.org/W2962901003","https://openalex.org/W2966285227","https://openalex.org/W3000301330","https://openalex.org/W3010932008","https://openalex.org/W3015271406","https://openalex.org/W3104353813","https://openalex.org/W3113032636","https://openalex.org/W3139521791","https://openalex.org/W3158340984","https://openalex.org/W4285201316","https://openalex.org/W4385999153"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W3116379964","https://openalex.org/W2766443086","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937","https://openalex.org/W2032691814"],"abstract_inverted_index":{"Security,":[0],"speed,":[1],"and":[2,12,37,66,138],"energy":[3,38],"efficiency":[4,39],"are":[5,78],"critical":[6],"for":[7,13,40],"computing":[8,42,157],"applications":[9,15,60],"in":[10,16,22,58,95,108,143],"general":[11],"edge":[14],"particular.":[17],"Digital":[18],"In-Memory":[19],"Computing":[20],"(IMC)":[21],"SRAM":[23,83,131,141,151],"cells":[24],"has":[25],"widely":[26],"been":[27,49],"studied":[28],"to":[29,33,54,92,103,126,134],"accelerate":[30],"inference":[31],"tasks":[32],"maximize":[34],"both":[35],"throughput":[36],"intelligent":[41],"at":[43],"the":[44,120,130,140],"edge.":[45],"XOR":[46,104],"operations":[47],"have":[48],"of":[50,88,105,123,145],"particular":[51],"interest":[52],"due":[53],"their":[55],"wide":[56],"applicability":[57],"numerous":[59],"that":[61],"include":[62],"binary":[63],"neural":[64],"networks":[65],"encryption.":[67],"Based":[68],"on":[69,72],"monte-carlo":[70],"simulation":[71],"commercial":[73],"Globalfoundries":[74],"22nm":[75],"node,":[76],"we":[77],"proposing":[79],"a":[80,96,146],"novel":[81],"9T":[82],"cell":[84,114,132],"enabling":[85],"multiple":[86],"rows":[87,107],"data":[89],"(entire":[90],"array)":[91],"be":[93],"XORed":[94],"massively":[97],"parallel":[98],"single":[99],"cycle":[100],"fashion,":[101],"compared":[102,125],"two":[106],"prior":[109],"IMC":[110],"works.":[111],"The":[112],"new":[113],"also":[115],"supports":[116],"array-level":[117],"data-toggling,":[118],"using":[119],"least":[121],"number":[122],"transistors":[124],"previous":[127],"works,":[128],"within":[129],"efficiently":[133],"circumvent":[135],"imprinting":[136],"attacks":[137],"erase":[139],"value":[142],"case":[144],"remanence":[147],"attack.":[148],"Our":[149],"proposed":[150],"thus":[152],"combines":[153],"security":[154],"with":[155],"in-memory":[156],"while":[158],"achieving":[159],"significant":[160],"area":[161],"efficiency.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}