{"id":"https://openalex.org/W4399487419","doi":"https://doi.org/10.1145/3649476.3658773","title":"A Resonant Time-Domain Compute-in-Memory (rTD-CiM) ADC-Less Architecture for MAC Operations","display_name":"A Resonant Time-Domain Compute-in-Memory (rTD-CiM) ADC-Less Architecture for MAC Operations","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399487419","doi":"https://doi.org/10.1145/3649476.3658773"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658773","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658773","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3649476.3658773","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045930603","display_name":"Dhandeep Challagundla","orcid":"https://orcid.org/0000-0001-7491-1710"},"institutions":[{"id":"https://openalex.org/I79272384","display_name":"University of Maryland, Baltimore County","ror":"https://ror.org/02qskvh78","country_code":"US","type":"education","lineage":["https://openalex.org/I79272384"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dhandeep Challagundla","raw_affiliation_strings":["Computer Science and Electrical Engineering, University of Maryland Baltimore County, USA"],"raw_orcid":"https://orcid.org/0000-0001-7491-1710","affiliations":[{"raw_affiliation_string":"Computer Science and Electrical Engineering, University of Maryland Baltimore County, USA","institution_ids":["https://openalex.org/I79272384"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014684454","display_name":"Ignatius Bezzam","orcid":"https://orcid.org/0000-0002-8565-1907"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ignatius Bezzam","raw_affiliation_strings":["Rezonent Inc., USA"],"raw_orcid":"https://orcid.org/0000-0002-8565-1907","affiliations":[{"raw_affiliation_string":"Rezonent Inc., USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072825788","display_name":"Riadul Islam","orcid":"https://orcid.org/0000-0002-4649-3467"},"institutions":[{"id":"https://openalex.org/I79272384","display_name":"University of Maryland, Baltimore County","ror":"https://ror.org/02qskvh78","country_code":"US","type":"education","lineage":["https://openalex.org/I79272384"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Riadul Islam","raw_affiliation_strings":["University of Maryland Baltimore County, USA"],"raw_orcid":"https://orcid.org/0000-0002-4649-3467","affiliations":[{"raw_affiliation_string":"University of Maryland Baltimore County, USA","institution_ids":["https://openalex.org/I79272384"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.533,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.87815199,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"268","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6738201379776001},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5814959406852722},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.5235547423362732},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.43203532695770264},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42666006088256836},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3872643709182739},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34055760502815247},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06783851981163025}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6738201379776001},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5814959406852722},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.5235547423362732},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.43203532695770264},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42666006088256836},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3872643709182739},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34055760502815247},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06783851981163025},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3649476.3658773","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658773","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},{"id":"pmh:oai:mdsoar.org:11603/35148","is_oa":true,"landing_page_url":"http://hdl.handle.net/11603/35148","pdf_url":"https://mdsoar.org/bitstreams/0b55cefa-e0e6-4487-9423-5dbde58b6192/download","source":{"id":"https://openalex.org/S4306402556","display_name":"Maryland Shared Open Access Repository (USMAI Consortium)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Text"},{"id":"doi:10.13016/m24c10-vdpb","is_oa":true,"landing_page_url":"https://doi.org/10.13016/m24c10-vdpb","pdf_url":null,"source":{"id":"https://openalex.org/S4306402644","display_name":"Digital Repository at the University of Maryland (University of Maryland College Park)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66946132","host_organization_name":"University of Maryland, College Park","host_organization_lineage":["https://openalex.org/I66946132"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"doi:10.1145/3649476.3658773","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658773","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3894049901","display_name":null,"funder_award_id":"2138253","funder_id":"https://openalex.org/F4320323817","funder_display_name":"Universitas Brawijaya"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320309204","display_name":"University of Maryland, Baltimore County","ror":"https://ror.org/02qskvh78"},{"id":"https://openalex.org/F4320323817","display_name":"Universitas Brawijaya","ror":"https://ror.org/01wk3d929"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2123524654","https://openalex.org/W2127383597","https://openalex.org/W2887005277","https://openalex.org/W2941115622","https://openalex.org/W3092615675","https://openalex.org/W3135906938","https://openalex.org/W4280578694","https://openalex.org/W4312978570","https://openalex.org/W4313644165","https://openalex.org/W4365131797","https://openalex.org/W4378801019","https://openalex.org/W4387070976","https://openalex.org/W4387411129","https://openalex.org/W4390098015"],"related_works":["https://openalex.org/W2588198209","https://openalex.org/W1909006023","https://openalex.org/W3200723557","https://openalex.org/W4205824991","https://openalex.org/W4312713546","https://openalex.org/W2362195430","https://openalex.org/W2347494122","https://openalex.org/W2567983276","https://openalex.org/W2802298219","https://openalex.org/W2038503502"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"Compute-in-memory":[3],"(CiM)":[4],"architectures":[5,56,110],"have":[6],"emerged":[7],"as":[8,86,88],"a":[9,22,94,137],"promising":[10],"solution":[11],"for":[12],"deep":[13],"neural":[14],"network":[15],"(NN)":[16],"accelerators.":[17],"Multiply-accumulate":[18],"(MAC)":[19],"is":[20,119],"considered":[21],"de":[23],"facto":[24],"unit":[25],"operation":[26],"in":[27,60,81],"NNs.":[28],"By":[29],"leveraging":[30],"the":[31,61,71,104,116],"minimal":[32],"data":[33],"movement":[34],"required":[35],"and":[36,83],"inherent":[37],"parallel":[38],"processing":[39],"capabilities":[40],"of":[41,107,115,139,146],"CiM,":[42],"NNs":[43],"that":[44,102],"require":[45],"numerous":[46],"MAC":[47,58,73],"operations":[48,59],"can":[49],"be":[50],"executed":[51],"more":[52],"efficiently.":[53],"Traditional":[54],"CiM":[55,97,109],"execute":[57],"analog":[62,72],"domain,":[63],"employing":[64],"an":[65,99,122,143],"Analog-to-Digital":[66],"converter":[67],"(ADC)":[68],"to":[69],"digitize":[70],"values.":[74],"However,":[75],"these":[76],"ADCs":[77],"introduce":[78,89],"significant":[79],"increase":[80],"area":[82],"power":[84,105],"consumption,":[85],"well":[87],"non-linearities.":[90],"This":[91],"work":[92],"proposes":[93],"resonant":[95],"time-domain":[96],"(rTD-CiM),":[98],"ADC-less":[100],"architecture":[101,118,135],"reduces":[103],"consumption":[106],"traditional":[108],"with":[111,142],"ADCs.":[112],"The":[113,132],"feasibility":[114],"proposed":[117,133],"evaluated":[120],"on":[121],"8KB":[123],"SRAM":[124],"memory":[125],"array":[126],"using":[127],"TSMC":[128],"28":[129],"nm":[130],"technology.":[131],"rTD-CiM":[134],"demonstrates":[136],"throughput":[138],"2.36":[140],"TOPS":[141],"energy":[144],"efficiency":[145],"28.05":[147],"TOPS/W.":[148]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}