{"id":"https://openalex.org/W4399487933","doi":"https://doi.org/10.1145/3649476.3658758","title":"Integrated Netlist Synthesis and In-Memory Mapping for Memristor-Aided Logic","display_name":"Integrated Netlist Synthesis and In-Memory Mapping for Memristor-Aided Logic","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399487933","doi":"https://doi.org/10.1145/3649476.3658758"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658758","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649476.3658758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086812904","display_name":"S. Lee","orcid":"https://orcid.org/0000-0003-2302-7348"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Seunggyu Lee","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100429500","display_name":"Wonjae Lee","orcid":"https://orcid.org/0000-0002-8486-6252"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wonjae Lee","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020011072","display_name":"Youngsoo Shin","orcid":"https://orcid.org/0000-0002-7474-9212"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsoo Shin","raw_affiliation_strings":["School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Republic of Korea","institution_ids":["https://openalex.org/I157485424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086812904"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05909995,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"43"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9314655065536499},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6556588411331177},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6352412104606628},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49583539366722107},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4799692630767822},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4363330602645874},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4235120415687561},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2502950429916382},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17685949802398682},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13586407899856567},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12051558494567871}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9314655065536499},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6556588411331177},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6352412104606628},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49583539366722107},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4799692630767822},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4363330602645874},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4235120415687561},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2502950429916382},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17685949802398682},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13586407899856567},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12051558494567871}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649476.3658758","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649476.3658758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2081729575","https://openalex.org/W2100465945","https://openalex.org/W2112173236","https://openalex.org/W2162651880","https://openalex.org/W2285660444","https://openalex.org/W2324827308","https://openalex.org/W2613569094","https://openalex.org/W2766489088","https://openalex.org/W2911015264","https://openalex.org/W2996952402","https://openalex.org/W3003821665","https://openalex.org/W4253978541","https://openalex.org/W4285121610","https://openalex.org/W6671249417"],"related_works":["https://openalex.org/W2157874690","https://openalex.org/W1925985328","https://openalex.org/W2120655977","https://openalex.org/W1966764473","https://openalex.org/W2145164228","https://openalex.org/W4233234973","https://openalex.org/W1987793178","https://openalex.org/W2098419840","https://openalex.org/W2121963733","https://openalex.org/W2789349722"],"abstract_inverted_index":{"Memristive":[0],"memory":[1,8,29],"(memristor)":[2],"enables":[3],"logic":[4,21],"operations":[5,65,81],"within":[6],"the":[7,13,28,52,60,70,84,99,107,134,156,170,175,185],"array,":[9],"where":[10,133],"memristors":[11],"in":[12,27,69,196],"same":[14,71],"row":[15],"or":[16],"column":[17],"serve":[18],"as":[19],"a":[20,92,96],"gate.":[22],"Logic":[23],"functions":[24],"are":[25,136],"implemented":[26],"through":[30],"netlist":[31,151,158],"synthesis":[32],"and":[33,146],"in-memory":[34,102,131,177],"mapping,":[35,132],"which":[36,50,153],"assigns":[37],"each":[38,89],"gate":[39,64,85],"operation":[40,90],"to":[41,47,58,82,91,119,138,168,184],"specific":[42],"memristors.":[43],"The":[44,188],"goal":[45],"is":[46,95,117,166],"minimize":[48],"latency,":[49,113],"represents":[51],"number":[53],"of":[54,101,141],"clock":[55,72,93],"cycles":[56,75],"required":[57],"complete":[59],"operations.":[61,86],"While":[62],"multiple":[63],"can":[66],"be":[67,77],"executed":[68],"cycle,":[73],"additional":[74,193],"may":[76],"needed":[78],"for":[79],"copy":[80],"align":[83],"Therefore,":[87],"assigning":[88],"cycle":[94],"challenge.":[97],"Furthermore,":[98],"results":[100],"mapping":[103,178],"vary":[104],"depending":[105],"on":[106,160],"input":[108,157],"netlist.":[109,123],"To":[110],"further":[111],"reduce":[112],"an":[114,121,163,192],"integrated":[115,189],"approach":[116,190],"necessary":[118],"provide":[120],"optimal":[122],"We":[124],"propose":[125],"two":[126],"approaches:":[127],"(1)":[128],"graph":[129],"coloring-based":[130,176],"gates":[135,142],"colored":[137],"assign":[139],"sets":[140],"that":[143,174],"operate":[144],"simultaneously,":[145],"(2)":[147],"integration":[148],"with":[149],"mapping-aware":[150],"synthesis,":[152],"iteratively":[154],"revises":[155],"based":[159],"latency":[161,180],"evaluation;":[162],"incremental":[164],"method":[165],"employed":[167],"accelerate":[169],"process.":[171],"Experiments":[172],"demonstrate":[173],"reduces":[179],"by":[181],"17%":[182],"compared":[183],"state-of-the-art":[186],"method.":[187],"achieves":[191],"15%":[194],"reduction":[195],"latency.":[197]},"counts_by_year":[],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}