{"id":"https://openalex.org/W4399487637","doi":"https://doi.org/10.1145/3649476.3658754","title":"Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs","display_name":"Deep-Learning-Based Pre-Layout Parasitic Capacitance Prediction on SRAM Designs","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399487637","doi":"https://doi.org/10.1145/3649476.3658754"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658754","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658754","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3649476.3658754","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078618657","display_name":"Shan Shen","orcid":"https://orcid.org/0000-0003-1383-463X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shan Shen","raw_affiliation_strings":["Department of Computer Science, Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100636872","display_name":"Dingcheng Yang","orcid":"https://orcid.org/0000-0001-6117-554X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dingcheng Yang","raw_affiliation_strings":["Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002856991","display_name":"Yuyang Xie","orcid":"https://orcid.org/0000-0003-3152-1936"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuyang Xie","raw_affiliation_strings":["Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032253165","display_name":"Chunyan Pei","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyan Pei","raw_affiliation_strings":["Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051340429","display_name":"Bei Yu","orcid":"https://orcid.org/0000-0001-6406-4810"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Bei Yu","raw_affiliation_strings":["The Chinese University of Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053437305","display_name":"Wenjian Yu","orcid":"https://orcid.org/0000-0003-4897-7251"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenjian Yu","raw_affiliation_strings":["Tsinghua University, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5078618657"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":2.4471,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.89544772,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"440","last_page":"445"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.7640374898910522},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.7568884491920471},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7549523711204529},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5723229646682739},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.4465932250022888},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3790012300014496},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1932404339313507},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14564502239227295},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09030145406723022}],"concepts":[{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7640374898910522},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.7568884491920471},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7549523711204529},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5723229646682739},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.4465932250022888},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3790012300014496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1932404339313507},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14564502239227295},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09030145406723022},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649476.3658754","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658754","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3649476.3658754","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658754","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1501856433","https://openalex.org/W2132621842","https://openalex.org/W2495174186","https://openalex.org/W2604314403","https://openalex.org/W2793901141","https://openalex.org/W2907492528","https://openalex.org/W2921013323","https://openalex.org/W2963351448","https://openalex.org/W2972279655","https://openalex.org/W3091933103","https://openalex.org/W3092098889","https://openalex.org/W3185898267","https://openalex.org/W3200354549","https://openalex.org/W4226402784","https://openalex.org/W4297239078","https://openalex.org/W4316469746","https://openalex.org/W6750251493"],"related_works":["https://openalex.org/W2058545256","https://openalex.org/W2394034449","https://openalex.org/W2904654231","https://openalex.org/W4210807885","https://openalex.org/W2051045034","https://openalex.org/W2248915580","https://openalex.org/W2999380399","https://openalex.org/W63447294","https://openalex.org/W4304890870","https://openalex.org/W2126779451"],"abstract_inverted_index":{"To":[0],"achieve":[1],"higher":[2],"system":[3],"energy":[4],"efficiency,":[5],"SRAM":[6,95,129],"in":[7,27,69,94,141],"SoCs":[8],"is":[9],"often":[10],"customized.":[11],"The":[12,72],"parasitic":[13,142],"effects":[14],"cause":[15],"notable":[16],"discrepancies":[17],"between":[18],"pre-layout":[19,46,53,70],"and":[20,31,81,111],"post-layout":[21],"circuit":[22],"simulations,":[23],"leading":[24],"to":[25,38,50,64,102,118,161],"difficulty":[26],"converging":[28],"design":[29,33],"parameters":[30],"excessive":[32],"iterations.":[34],"Is":[35],"it":[36],"possible":[37],"well":[39],"predict":[40,66],"the":[41,45,91,104,116,120,138,156],"parasitics":[42,68,93],"based":[43],"on":[44,126],"circuit,":[47],"so":[48],"as":[49],"perform":[51],"parasitic-aware":[52],"simulation?":[54],"In":[55],"this":[56],"work,":[57],"we":[58],"propose":[59],"a":[60,75,145],"deep-learning-based":[61],"2-stage":[62],"model":[63,73,140],"accurately":[65],"these":[67],"stages.":[71],"combines":[74],"Graph":[76],"Neural":[77],"Network":[78],"(GNN)":[79],"classifier":[80],"Multi-Layer":[82],"Perceptron":[83],"(MLP)":[84],"regressors,":[85],"effectively":[86],"managing":[87],"class":[88],"imbalance":[89],"of":[90,106,123,147,150],"net":[92,109],"circuits.":[96],"We":[97],"also":[98,153],"employ":[99],"Focal":[100],"Loss":[101],"mitigate":[103],"impact":[105],"abundant":[107],"internal":[108],"samples":[110],"integrate":[112],"subcircuit":[113],"information":[114],"into":[115],"graph":[117],"abstract":[119],"hierarchical":[121],"structure":[122],"schematics.":[124],"Experiments":[125],"4":[127],"real":[128],"designs":[130],"show":[131],"that":[132],"our":[133],"approach":[134],"not":[135],"only":[136],"surpasses":[137],"state-of-the-art":[139],"prediction":[143],"by":[144,159],"maximum":[146],"19X":[148],"reduction":[149],"error":[151],"but":[152],"significantly":[154],"boosts":[155],"simulation":[157],"process":[158],"up":[160],"598X":[162],"speedup.":[163]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}