{"id":"https://openalex.org/W4399486192","doi":"https://doi.org/10.1145/3649476.3658743","title":"GOLDS: Genetic Algorithm-based Optimization of Custom FPGA Architecture Layout Design for Secure Silicon","display_name":"GOLDS: Genetic Algorithm-based Optimization of Custom FPGA Architecture Layout Design for Secure Silicon","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399486192","doi":"https://doi.org/10.1145/3649476.3658743"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658743","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658743","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3649476.3658743?download=true","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3649476.3658743?download=true","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041510023","display_name":"Pratyush Nandi","orcid":"https://orcid.org/0009-0004-8775-5306"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pratyush Nandi","raw_affiliation_strings":["ECE, International Institute of Information Technology Bangalore, India"],"raw_orcid":"https://orcid.org/0009-0004-8775-5306","affiliations":[{"raw_affiliation_string":"ECE, International Institute of Information Technology Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048281631","display_name":"Anubhav Mishra","orcid":"https://orcid.org/0009-0009-3690-5972"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anubhav Mishra","raw_affiliation_strings":["International Institute of Information Technology Bangalore, India"],"raw_orcid":"https://orcid.org/0009-0009-3690-5972","affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["International Institute of Information Technology Bangalore, India"],"raw_orcid":"https://orcid.org/0000-0003-2278-9148","affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.8441,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.60629408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7580668330192566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7348706722259521},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.637149453163147},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5538076758384705},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5360501408576965},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4608992338180542},{"id":"https://openalex.org/keywords/algorithm-design","display_name":"Algorithm design","score":0.4524269998073578},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.448800653219223},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3583247661590576},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3468836843967438},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.307314395904541}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7580668330192566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7348706722259521},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.637149453163147},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5538076758384705},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5360501408576965},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4608992338180542},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.4524269998073578},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.448800653219223},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3583247661590576},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3468836843967438},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.307314395904541},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649476.3658743","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658743","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3649476.3658743?download=true","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3649476.3658743","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658743","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3649476.3658743?download=true","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4399486192.pdf","grobid_xml":"https://content.openalex.org/works/W4399486192.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W2008694370","https://openalex.org/W2075137913","https://openalex.org/W2149362532","https://openalex.org/W2164340799","https://openalex.org/W2264331490","https://openalex.org/W2533722497","https://openalex.org/W2787585504","https://openalex.org/W2793105384","https://openalex.org/W2945806107","https://openalex.org/W3012109984","https://openalex.org/W3033033241","https://openalex.org/W3166559827","https://openalex.org/W3206505512","https://openalex.org/W4236986999","https://openalex.org/W4248954331","https://openalex.org/W4249459551","https://openalex.org/W4250863246","https://openalex.org/W4252851829","https://openalex.org/W4254380006","https://openalex.org/W4368232696","https://openalex.org/W4396568729","https://openalex.org/W6651580480"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2268808286","https://openalex.org/W2799429316","https://openalex.org/W4385353603","https://openalex.org/W2946917459"],"abstract_inverted_index":{"Modern":[0],"FPGAs,":[1],"equipped":[2],"with":[3,16],"heterogeneous":[4],"blocks":[5,55,111],"(H-blocks)":[6],"offer":[7],"design":[8,38,47,172],"flexibility,":[9],"enabling":[10],"the":[11,34,72,80,94,120,123,127,170,175,204,209],"implementation":[12],"of":[13,101,129,163,169,208],"complex":[14],"designs":[15],"minimal":[17],"effort.":[18],"Custom-embedded":[19],"fabric":[20,180],"in":[21],"System-on-a-Chip":[22],"(SoC)":[23],"has":[24],"recently":[25],"been":[26],"envisioned":[27],"to":[28,39,61,70,78,137,145,197],"secure":[29],"an":[30,190],"IP":[31,188],"block":[32],"through":[33],"entire":[35],"flow":[36],"from":[37],"manufacture,":[40],"which":[41,193],"involves":[42],"multiple":[43],"vendors.":[44],"Hence,":[45],"new":[46],"strategies":[48],"for":[49,93,114,119,167],"deducing":[50],"efficient":[51],"embedded-FPGA":[52],"(eFPGA)":[53],"architecture":[54,182],"targeted":[56,113,205],"toward":[57],"specific":[58],"workloads":[59],"need":[60],"be":[62],"investigated.":[63],"This":[64,132],"work":[65,159],"applied":[66,136],"Genetic":[67],"Algorithm":[68],"(GA)":[69],"generate":[71],"most":[73],"optimal":[74],"H-block-defined":[75],"FPGA":[76,153],"layout":[77,125,155,181],"achieve":[79],"best":[81],"hardware":[82],"objectives,":[83],"including":[84],"critical":[85],"path":[86],"delay,":[87],"resources":[88],"utilized,":[89],"and":[90,108,142,200],"power":[91],"consumed":[92],"benchmark":[95,171],"under":[96],"test.":[97],"The":[98,157,178],"strategic":[99],"placement":[100],"memory,":[102],"digital":[103],"signal":[104],"processor":[105],"(DSP)":[106],"slices,":[107],"configurable":[109],"logic":[110],"(CLBs)":[112],"attaining":[115],"minimum":[116],"area-delay-product":[117],"(ADP)":[118],"benchmark-under-test,":[121],"on":[122,189],"given":[124],"forms":[126],"crux":[128],"this":[130],"work.":[131],"novel":[133],"framework":[134],"was":[135],"different":[138],"machine":[139],"learning":[140],"(ML)":[141],"non-ML":[143],"benchmarks":[144],"characterize":[146],"its":[147],"performance":[148],"against":[149],"other":[150,198],"state-of-the-art":[151],"(SOTA)":[152],"architectural":[154],"designs.":[156],"proposed":[158],"showcases":[160],"a":[161,184],"maximum":[162],"35%":[164],"ADP":[165],"gain":[166],"one":[168],"runs":[173],"over":[174],"SOTA-designed":[176],"layout.":[177],"ideal":[179],"is":[183,194],"step":[185],"towards":[186],"securing":[187],"eFPGA":[191],"block,":[192],"not":[195],"disclosed":[196],"vendors":[199],"configured":[201],"as":[202],"per":[203],"workload":[206],"post-fabrication":[207],"chip.":[210]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-08-22T07:34:49.880490","created_date":"2025-10-10T00:00:00"}