{"id":"https://openalex.org/W4399487162","doi":"https://doi.org/10.1145/3649476.3658732","title":"A DRAM-based Near-Memory Architecture for Accelerated and Energy-Efficient Execution of Transformers","display_name":"A DRAM-based Near-Memory Architecture for Accelerated and Energy-Efficient Execution of Transformers","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399487162","doi":"https://doi.org/10.1145/3649476.3658732"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658732","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649476.3658732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001928991","display_name":"Gian Singh","orcid":"https://orcid.org/0000-0001-6649-8487"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gian Singh","raw_affiliation_strings":["School of Computing and Augmented Intelligence, Arizona State University, USA"],"raw_orcid":"https://orcid.org/0000-0001-6649-8487","affiliations":[{"raw_affiliation_string":"School of Computing and Augmented Intelligence, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030130819","display_name":"Sarma Vrudhula","orcid":"https://orcid.org/0000-0001-9278-2959"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarma Vrudhula","raw_affiliation_strings":["School of Computing and Augmented Intelligence, Arizona State University, USA"],"raw_orcid":"https://orcid.org/0000-0001-9278-2959","affiliations":[{"raw_affiliation_string":"School of Computing and Augmented Intelligence, Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.9028,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66867191,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7906173467636108},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7004009485244751},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5560234189033508},{"id":"https://openalex.org/keywords/transformer","display_name":"Transformer","score":0.5191051959991455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5056025981903076},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3458220958709717},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23260435461997986},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2278989851474762},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15215608477592468},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09919354319572449}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7906173467636108},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7004009485244751},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5560234189033508},{"id":"https://openalex.org/C66322947","wikidata":"https://www.wikidata.org/wiki/Q11658","display_name":"Transformer","level":3,"score":0.5191051959991455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5056025981903076},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3458220958709717},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23260435461997986},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2278989851474762},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15215608477592468},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09919354319572449},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649476.3658732","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649476.3658732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8799999952316284,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7611966282","display_name":null,"funder_award_id":"2231620","funder_id":"https://openalex.org/F4320323817","funder_display_name":"Universitas Brawijaya"}],"funders":[{"id":"https://openalex.org/F4320323817","display_name":"Universitas Brawijaya","ror":"https://ror.org/01wk3d929"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1662824729","https://openalex.org/W2766489088","https://openalex.org/W2809205380","https://openalex.org/W3155004489","https://openalex.org/W3210580311","https://openalex.org/W4280496502","https://openalex.org/W4285121610","https://openalex.org/W4386763995","https://openalex.org/W4391164204","https://openalex.org/W6769253898","https://openalex.org/W6791508158","https://openalex.org/W6850574601"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2269474412","https://openalex.org/W4386903460","https://openalex.org/W4211178602","https://openalex.org/W2433923775","https://openalex.org/W2038503502"],"abstract_inverted_index":{"Transformers-based":[0],"language":[1],"models":[2],"have":[3,47],"achieved":[4],"remarkable":[5],"accuracy":[6],"in":[7,34],"various":[8],"NLP":[9],"tasks,":[10],"employing":[11],"self-attention":[12],"mechanisms":[13],"primarily":[14],"based":[15],"on":[16],"matrix":[17],"multiplication.":[18],"However,":[19],"their":[20],"significant":[21],"size":[22],"leads":[23],"to":[24,80],"data":[25],"movement":[26],"issues,":[27,41],"causing":[28],"latency":[29,68],"and":[30,44,72],"energy":[31,74],"efficiency":[32,75],"challenges":[33],"conventional":[35],"Von-Neumann":[36],"systems.":[37],"To":[38],"mitigate":[39],"these":[40],"several":[42],"in-memory":[43],"near-memory":[45,55,82],"architectures":[46],"been":[48],"proposed.":[49],"This":[50],"paper":[51],"introduces":[52],"PACT-3D,":[53],"a":[54],"architecture":[56],"featuring":[57],"novel":[58],"computing":[59],"units":[60],"integrated":[61],"with":[62],"DRAM":[63],"banks.":[64],"PACT-3D":[65],"significantly":[66],"reduces":[67],"by":[69,76],"1.7":[70],"\u00d7":[71,78],"improves":[73],"18.7":[77],"compared":[79],"state-of-the-art":[81],"architectures.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}