{"id":"https://openalex.org/W4399487167","doi":"https://doi.org/10.1145/3649476.3658714","title":"An Open-Source Fast Parallel Routing Approach for Commercial FPGAs","display_name":"An Open-Source Fast Parallel Routing Approach for Commercial FPGAs","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399487167","doi":"https://doi.org/10.1145/3649476.3658714"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658714","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658714","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3649476.3658714","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037988878","display_name":"Xinshi Zang","orcid":"https://orcid.org/0009-0002-7889-4481"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xinshi Zang","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020755860","display_name":"Wenhao Lin","orcid":"https://orcid.org/0009-0007-3189-7868"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenhao Lin","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041371153","display_name":"Shiju Lin","orcid":"https://orcid.org/0000-0002-6556-7038"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shiju Lin","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047061268","display_name":"Jinwei Liu","orcid":"https://orcid.org/0000-0002-6451-8074"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinwei Liu","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline F.Y. Young","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5037988878"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":1.1123,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.77187446,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"164","last_page":"169"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7376545667648315},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7005085945129395},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6023044586181641},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5910104513168335},{"id":"https://openalex.org/keywords/open-source","display_name":"Open source","score":0.5654107332229614},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41385698318481445},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3597746193408966},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1527141034603119},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.09991973638534546}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7376545667648315},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7005085945129395},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6023044586181641},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5910104513168335},{"id":"https://openalex.org/C3018397939","wikidata":"https://www.wikidata.org/wiki/Q3644502","display_name":"Open source","level":3,"score":0.5654107332229614},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41385698318481445},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3597746193408966},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1527141034603119},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.09991973638534546}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649476.3658714","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658714","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3649476.3658714","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658714","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2037455559","https://openalex.org/W2275304190","https://openalex.org/W2583892184","https://openalex.org/W2792745633","https://openalex.org/W2891839221","https://openalex.org/W2905090969","https://openalex.org/W2915693550","https://openalex.org/W3033033241","https://openalex.org/W3080438181","https://openalex.org/W3180426233","https://openalex.org/W3215473801","https://openalex.org/W4211082391","https://openalex.org/W4234325171"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2355315220","https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154356865"],"abstract_inverted_index":{"In":[0,25],"the":[1,56,72,89,94,108,117],"face":[2],"of":[3,8,58,96],"escalating":[4],"complexity":[5],"and":[6,11,18],"size":[7],"contemporary":[9],"FPGAs":[10],"circuits,":[12],"routing":[13,35,40,73,82,91],"emerges":[14],"as":[15],"a":[16,48,64,102,126,133],"pivotal":[17],"time-intensive":[19],"phase":[20],"in":[21,80,137],"FPGA":[22],"compilation":[23],"flows.":[24],"response":[26],"to":[27,38,54,76,107,116],"this":[28],"challenge,":[29],"we":[30,62],"present":[31],"an":[32],"open-source":[33],"parallel":[34,98],"methodology":[36],"designed":[37],"expedite":[39],"procedures":[41],"for":[42,68],"commercial":[43],"FPGAs.":[44],"Our":[45],"approach":[46,122],"introduces":[47],"novel":[49],"recursive":[50],"partitioning":[51],"ternary":[52],"tree":[53],"augment":[55],"parallelism":[57],"multi-net":[59],"routing.":[60],"Additionally,":[61],"propose":[63],"hybrid":[65],"updating":[66],"strategy":[67],"congestion":[69,78],"coefficients":[70],"within":[71],"cost":[74],"function":[75],"accelerate":[77],"resolution":[79],"negotiation-based":[81],"algorithms.":[83],"Evaluation":[84],"on":[85],"public":[86],"benchmarks":[87],"from":[88],"FPGA24":[90],"contest":[92],"demonstrates":[93],"efficacy":[95],"our":[97,121],"router.":[99],"It":[100],"achieves":[101],"2":[103,127],"\u00d7":[104,128],"speedup":[105],"compared":[106,115],"academic":[109],"serial":[110],"router":[111],"RWRoute.":[112],"Furthermore,":[113],"when":[114],"industry-standard":[118],"tool":[119],"Vivado,":[120],"not":[123],"only":[124],"delivers":[125],"acceleration":[129],"but":[130],"also":[131],"yields":[132],"notable":[134],"31%":[135],"enhancement":[136],"critical-path":[138],"wirelength.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-10-10T00:00:00"}