{"id":"https://openalex.org/W4399487215","doi":"https://doi.org/10.1145/3649476.3658713","title":"Dynamic Multi-FPGA Prototyping Platforms with Simultaneous Networking, Placement and Routing","display_name":"Dynamic Multi-FPGA Prototyping Platforms with Simultaneous Networking, Placement and Routing","publication_year":2024,"publication_date":"2024-06-10","ids":{"openalex":"https://openalex.org/W4399487215","doi":"https://doi.org/10.1145/3649476.3658713"},"language":"en","primary_location":{"id":"doi:10.1145/3649476.3658713","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658713","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3649476.3658713","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037988878","display_name":"Xinshi Zang","orcid":"https://orcid.org/0009-0002-7889-4481"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Xinshi Zang","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"raw_orcid":"https://orcid.org/0009-0002-7889-4481","affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101545534","display_name":"Qin Luo","orcid":"https://orcid.org/0009-0002-2740-813X"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Qin Luo","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"raw_orcid":"https://orcid.org/0009-0002-2740-813X","affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001127926","display_name":"Zhongwei Shao","orcid":"https://orcid.org/0009-0003-2240-5404"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Zhongwei Shao","raw_affiliation_strings":["S2C Limited, China"],"raw_orcid":"https://orcid.org/0009-0003-2240-5404","affiliations":[{"raw_affiliation_string":"S2C Limited, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000340030","display_name":"Jifeng Zhang","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jifeng Zhang","raw_affiliation_strings":["S2C Limited, China"],"raw_orcid":"https://orcid.org/0009-0005-8311-5675","affiliations":[{"raw_affiliation_string":"S2C Limited, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"HK","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Evangeline F.Y. Young","raw_affiliation_strings":["Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0003-0623-1590","affiliations":[{"raw_affiliation_string":"Computer Science and Engineering, The Chinese University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053378706","display_name":"Martin D. F. Wong","orcid":"https://orcid.org/0000-0001-8274-9688"},"institutions":[{"id":"https://openalex.org/I141568987","display_name":"Hong Kong Baptist University","ror":"https://ror.org/0145fw131","country_code":"HK","type":"education","lineage":["https://openalex.org/I141568987"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Martin D.F. Wong","raw_affiliation_strings":["Hong Kong Baptist University, Hong Kong"],"raw_orcid":"https://orcid.org/0000-0001-8274-9688","affiliations":[{"raw_affiliation_string":"Hong Kong Baptist University, Hong Kong","institution_ids":["https://openalex.org/I141568987"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5037988878"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.3364,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.56650466,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"433","last_page":"439"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7591230273246765},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6809403896331787},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6451598405838013},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48358863592147827},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.480976939201355},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.421114444732666},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40280452370643616},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16279098391532898},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15593057870864868},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10840961337089539}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7591230273246765},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6809403896331787},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6451598405838013},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48358863592147827},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.480976939201355},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.421114444732666},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40280452370643616},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16279098391532898},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15593057870864868},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10840961337089539},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649476.3658713","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658713","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3649476.3658713","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649476.3658713","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2024","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W288065879","https://openalex.org/W2003193909","https://openalex.org/W2015307980","https://openalex.org/W2032699516","https://openalex.org/W2101037299","https://openalex.org/W2148658001","https://openalex.org/W2164340799","https://openalex.org/W2181150664","https://openalex.org/W2261042505","https://openalex.org/W2789489838","https://openalex.org/W3011427649","https://openalex.org/W3128035532","https://openalex.org/W3213962700","https://openalex.org/W4229635340","https://openalex.org/W4247963789"],"related_works":["https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2154356865","https://openalex.org/W240386653","https://openalex.org/W2128779626","https://openalex.org/W2334805788"],"abstract_inverted_index":{"Large-scale":[0],"multi-FPGA":[1,35,56,74],"prototyping":[2],"platforms":[3,75],"play":[4],"an":[5,101],"indispensable":[6],"role":[7],"in":[8,142],"the":[9,52,60,122,127],"functional":[10],"verification":[11],"of":[12,18,54,63],"complex":[13],"IC":[14],"designs.":[15],"The":[16],"process":[17],"compiling":[19],"circuit":[20,39,64],"designs":[21,40],"typically":[22],"entails":[23],"tasks":[24],"such":[25],"as":[26,100],"partitioning,":[27],"global":[28],"placement":[29,87],"and":[30,76,85,88,117,131,139],"routing":[31],"using":[32],"a":[33,78],"fixed":[34,55],"network.":[36],"However,":[37],"different":[38],"often":[41],"exhibit":[42],"varying":[43],"inter-FPGA":[44],"communication":[45],"requirements":[46],"after":[47],"compilation.":[48],"Neglecting":[49],"this":[50,67,96],"distinction,":[51],"use":[53],"networks":[57],"may":[58],"impede":[59],"performance":[61],"enhancement":[62],"verification.":[65],"In":[66],"study,":[68],"we":[69,94,108],"investigate":[70],"dynamic":[71,97],"networking":[72,84,98],"for":[73],"propose":[77],"comprehensive":[79],"framework,":[80],"which":[81],"integrates":[82],"simultaneous":[83],"system-level":[86],"routing.":[89],"Based":[90],"on":[91,129],"theoretical":[92],"analysis,":[93],"formulate":[95],"problem":[99],"Integer":[102],"Linear":[103],"Programming":[104],"(ILP)":[105],"problem.":[106],"Additionally,":[107],"introduce":[109],"two":[110],"innovative":[111],"techniques,":[112],"namely":[113],"two-level":[114],"ILP":[115],"optimization":[116],"edge":[118],"grouping,":[119],"to":[120,126],"expedite":[121],"ILP-solving":[123],"process.":[124],"Compared":[125],"baselines":[128],"Titan23":[130],"ICEEC22":[132],"benchmarks,":[133],"our":[134],"method":[135],"achieves":[136],"remarkable":[137],"11%":[138],"47%":[140],"improvements":[141],"system":[143],"frequency":[144],"respectively.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}