{"id":"https://openalex.org/W4404134128","doi":"https://doi.org/10.1145/3649329.3663497","title":"Late Breaking Results: Routability-Driven FPGA Macro Placement Considering Complex Cascade Shape and Region Constraints","display_name":"Late Breaking Results: Routability-Driven FPGA Macro Placement Considering Complex Cascade Shape and Region Constraints","publication_year":2024,"publication_date":"2024-06-23","ids":{"openalex":"https://openalex.org/W4404134128","doi":"https://doi.org/10.1145/3649329.3663497"},"language":"en","primary_location":{"id":"doi:10.1145/3649329.3663497","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3663497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050333667","display_name":"Hao Gu","orcid":"https://orcid.org/0000-0002-3110-2531"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Gu","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China"],"raw_orcid":"https://orcid.org/0000-0002-3110-2531","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101513424","display_name":"Jian Gu","orcid":"https://orcid.org/0009-0004-2418-0170"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian Gu","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China"],"raw_orcid":"https://orcid.org/0009-0004-2418-0170","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081768224","display_name":"Keyu Peng","orcid":"https://orcid.org/0009-0004-2438-726X"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Keyu Peng","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China"],"raw_orcid":"https://orcid.org/0009-0004-2438-726X","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030384645","display_name":"Jun Yang","orcid":"https://orcid.org/0000-0002-8379-0321"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Yang","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China","National Center of Technology Innovation for EDA, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-8379-0321","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"National Center of Technology Innovation for EDA, Nanjing, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065790763","display_name":"Ziran Zhu","orcid":"https://orcid.org/0000-0002-9475-6364"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziran Zhu","raw_affiliation_strings":["National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China","National Center of Technology Innovation for EDA, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-9475-6364","affiliations":[{"raw_affiliation_string":"National ASIC System Engineering Center, Southeast University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I76569877"]},{"raw_affiliation_string":"National Center of Technology Innovation for EDA, Nanjing, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.82378089427948},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7357057929039001},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.7145199179649353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6110515594482422},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4704400897026062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26544564962387085},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22261297702789307},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09431073069572449}],"concepts":[{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.82378089427948},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7357057929039001},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.7145199179649353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6110515594482422},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4704400897026062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26544564962387085},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22261297702789307},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09431073069572449},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649329.3663497","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3663497","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Climate action","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/13"}],"awards":[{"id":"https://openalex.org/G5200715922","display_name":null,"funder_award_id":"2022YFB4400500","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G7997439749","display_name":null,"funder_award_id":"62104037","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1985292881","https://openalex.org/W3125127664","https://openalex.org/W3140720939","https://openalex.org/W4293024106","https://openalex.org/W4387129402","https://openalex.org/W4388079952"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2153719181","https://openalex.org/W1971748923","https://openalex.org/W1566155057","https://openalex.org/W2060986072","https://openalex.org/W2030816003","https://openalex.org/W2052574922","https://openalex.org/W64588465"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"array":[2],"(FPGA)":[3],"macro":[4,38,99,103,114],"placement":[5,25,39,56,68,115],"holds":[6],"a":[7,63,111],"crucial":[8],"role":[9],"within":[10],"the":[11,20,107,120,124,128,139],"FPGA":[12],"physical":[13],"design":[14],"flow":[15],"since":[16],"it":[17],"substantially":[18],"influences":[19],"subsequent":[21],"stages":[22],"of":[23,127],"cell":[24,55],"and":[26,35,47,57,75,81,143],"routing.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31,60,85],"propose":[32,86],"an":[33,87],"effective":[34],"efficient":[36],"routability-driven":[37,64,112],"algorithm":[40,137],"for":[41,54],"modern":[42],"FPGAs":[43],"with":[44,123],"cascade":[45,79,92],"shape":[46,80,93],"region":[48,82,108],"constraints.":[49,83,109],"To":[50],"reserve":[51],"adequate":[52],"space":[53],"guarantee":[58],"routability,":[59],"first":[61],"develop":[62],"mixed-size":[65],"analytical":[66],"global":[67],"(GP)":[69],"that":[70,135],"evenly":[71],"distributes":[72],"both":[73],"macros":[74],"cells":[76],"while":[77,105],"considering":[78],"Then,":[84],"integer":[88],"linear":[89],"programming":[90],"(ILP)-based":[91],"legalization":[94,100],"(LG)":[95],"followed":[96],"by":[97],"matching-based":[98],"to":[101,118],"remove":[102],"overlaps":[104],"satisfying":[106],"Finally,":[110],"detailed":[113],"is":[116],"proposed":[117],"refine":[119],"solution.":[121],"Compared":[122],"top":[125],"contestants":[126],"MLCAD":[129],"2023":[130],"contest,":[131],"experimental":[132],"results":[133],"show":[134],"our":[136],"achieves":[138],"best":[140],"overall":[141],"score":[142],"routability.":[144]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}