{"id":"https://openalex.org/W4404134248","doi":"https://doi.org/10.1145/3649329.3657390","title":"Efficient Memory Integration: MRAM-SRAM Hybrid Accelerator for Sparse On-Device Learning","display_name":"Efficient Memory Integration: MRAM-SRAM Hybrid Accelerator for Sparse On-Device Learning","publication_year":2024,"publication_date":"2024-06-23","ids":{"openalex":"https://openalex.org/W4404134248","doi":"https://doi.org/10.1145/3649329.3657390"},"language":"en","primary_location":{"id":"doi:10.1145/3649329.3657390","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3657390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074715434","display_name":"Fan Zhang","orcid":"https://orcid.org/0000-0002-6823-2700"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Fan Zhang","raw_affiliation_strings":["Johns Hopkins University, Baltimore, MD, United States"],"affiliations":[{"raw_affiliation_string":"Johns Hopkins University, Baltimore, MD, United States","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050934336","display_name":"Amitesh Sridharan","orcid":"https://orcid.org/0009-0005-5620-9385"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amitesh Sridharan","raw_affiliation_strings":["Johns Hopkins University, Baltimore, MD, United States"],"affiliations":[{"raw_affiliation_string":"Johns Hopkins University, Baltimore, MD, United States","institution_ids":["https://openalex.org/I145311948"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034442301","display_name":"Wilman Tsai","orcid":"https://orcid.org/0000-0002-9259-2052"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wilman Tsai","raw_affiliation_strings":["Stanford University, saratoga, CA, United States"],"affiliations":[{"raw_affiliation_string":"Stanford University, saratoga, CA, United States","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Duke University, Durham, NC, United States"],"affiliations":[{"raw_affiliation_string":"Duke University, Durham, NC, United States","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035138091","display_name":"Shan X. Wang","orcid":"https://orcid.org/0000-0001-8420-9554"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shan X. Wang","raw_affiliation_strings":["Stanford University, Stanford, CA, United States"],"affiliations":[{"raw_affiliation_string":"Stanford University, Stanford, CA, United States","institution_ids":["https://openalex.org/I97018004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047916979","display_name":"Deliang Fan","orcid":"https://orcid.org/0000-0002-7989-6297"},"institutions":[{"id":"https://openalex.org/I145311948","display_name":"Johns Hopkins University","ror":"https://ror.org/00za53h95","country_code":"US","type":"education","lineage":["https://openalex.org/I145311948"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deliang Fan","raw_affiliation_strings":["Johns Hopkins University, Baltimore, MD, United States"],"affiliations":[{"raw_affiliation_string":"Johns Hopkins University, Baltimore, MD, United States","institution_ids":["https://openalex.org/I145311948"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5074715434"],"corresponding_institution_ids":["https://openalex.org/I145311948"],"apc_list":null,"apc_paid":null,"fwci":1.4874,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82998242,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.847119927406311},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7473435997962952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6348462104797363},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.5245947241783142},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39467138051986694},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3808102309703827},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3476964831352234},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3161294460296631}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.847119927406311},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7473435997962952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6348462104797363},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.5245947241783142},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39467138051986694},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3808102309703827},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3476964831352234},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3161294460296631}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649329.3657390","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3657390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W12634471","https://openalex.org/W1977295328","https://openalex.org/W2010202670","https://openalex.org/W2533598788","https://openalex.org/W2613989746","https://openalex.org/W2802367674","https://openalex.org/W2885077862","https://openalex.org/W2906043559","https://openalex.org/W2933452742","https://openalex.org/W2970241502","https://openalex.org/W2996665972","https://openalex.org/W3033443178","https://openalex.org/W3134526034","https://openalex.org/W3202668570","https://openalex.org/W4213122893","https://openalex.org/W4221039638","https://openalex.org/W4240163901","https://openalex.org/W4287208846","https://openalex.org/W4293243554","https://openalex.org/W4311949532","https://openalex.org/W4312367364","https://openalex.org/W4360606782","https://openalex.org/W4386764904","https://openalex.org/W4387917719","https://openalex.org/W6601430172","https://openalex.org/W6794457956","https://openalex.org/W6803712692"],"related_works":["https://openalex.org/W4403122749","https://openalex.org/W2002108625","https://openalex.org/W2375427054","https://openalex.org/W1909296377","https://openalex.org/W2089002058","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W4231914254","https://openalex.org/W3116379964","https://openalex.org/W2915176329"],"abstract_inverted_index":{"With":[0],"the":[1,91,106,139],"prosperous":[2],"development":[3],"of":[4,108,132],"Deep":[5],"Neural":[6],"Network":[7],"(DNNs),":[8],"numerous":[9],"Process-In-Memory":[10],"(PIM)":[11],"designs":[12],"have":[13],"emerged":[14],"to":[15,57],"accelerate":[16],"DNN":[17,49,75],"models":[18],"with":[19],"exceptional":[20],"throughput":[21],"and":[22,40,62,83,110,120,130,141,154,164],"energy-efficiency.":[23],"PIM":[24,44,123],"accelerators":[25],"based":[26,43,122],"on":[27],"Non-Volatile":[28],"Memory":[29],"(NVM)":[30],"or":[31],"volatile":[32,66],"memory":[33,85],"offer":[34,70],"distinct":[35],"advantages":[36],"for":[37,74,90,113,167],"computational":[38],"efficiency":[39],"performance.":[41],"NVM":[42,109,119],"accelerators,":[45],"demonstrated":[46],"success":[47],"in":[48,53,100],"inference,":[50],"face":[51],"limitations":[52],"on-device":[54,114,168],"learning":[55],"due":[56],"high":[58,159],"write":[59],"energy,":[60],"latency,":[61],"instability.":[63],"Conversely,":[64],"fast":[65],"memories,":[67],"like":[68],"SRAM,":[69,111],"rapid":[71],"read/write":[72],"operations":[73],"training,":[76],"but":[77],"suffer":[78],"from":[79],"significant":[80],"leakage":[81],"currents":[82],"large":[84],"footprints.":[86],"In":[87],"this":[88],"paper,":[89],"first":[92],"time,":[93],"we":[94],"present":[95],"a":[96,162],"fully-digital":[97],"sparse":[98],"processing":[99,131],"hybrid":[101,149],"NVM-SRAM":[102],"design,":[103],"synergistically":[104],"combines":[105],"strengths":[107],"tailored":[112],"continual":[115,169],"learning.":[116,170],"Our":[117],"designed":[118],"SRAM":[121],"circuit":[124],"macros":[125],"could":[126],"support":[127],"both":[128],"storage":[129,140],"N:M":[133],"structured":[134],"sparsity":[135],"pattern,":[136],"significantly":[137],"improving":[138],"computing":[142],"efficiency.":[143],"Exhaustive":[144],"experiments":[145],"demonstrate":[146],"that":[147],"our":[148],"system":[150],"effectively":[151],"reduces":[152],"area":[153],"power":[155],"consumption":[156],"while":[157],"maintaining":[158],"accuracy,":[160],"offering":[161],"scalable":[163],"versatile":[165],"solution":[166]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":5}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}