{"id":"https://openalex.org/W4404133921","doi":"https://doi.org/10.1145/3649329.3657351","title":"Advanced gate-level glitch modeling using ANNs","display_name":"Advanced gate-level glitch modeling using ANNs","publication_year":2024,"publication_date":"2024-06-23","ids":{"openalex":"https://openalex.org/W4404133921","doi":"https://doi.org/10.1145/3649329.3657351"},"language":"en","primary_location":{"id":"doi:10.1145/3649329.3657351","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3657351","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064580408","display_name":"Anastasis Vagenas","orcid":"https://orcid.org/0000-0002-3024-3455"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Anastasis Vagenas","raw_affiliation_strings":["University of Thessaly, Volos, Thessaly, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041568803","display_name":"Dimitrios Garyfallou","orcid":"https://orcid.org/0000-0001-8616-2366"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Garyfallou","raw_affiliation_strings":["University of Thessaly, Volos, Thessaly, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["University of Thessaly, Volos, Thessaly, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058208743","display_name":"George D. Stamoulis","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Stamoulis","raw_affiliation_strings":["University of Thessaly, Volos, Thessaly, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Volos, Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5064580408"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.8613,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74572661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9876000285148621,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9829999804496765,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.899436354637146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6948978304862976},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4240013360977173},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10389825701713562},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08988705277442932}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.899436354637146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6948978304862976},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4240013360977173},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10389825701713562},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08988705277442932},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649329.3657351","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3657351","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2064875574","https://openalex.org/W2117925677","https://openalex.org/W2142202849","https://openalex.org/W2561516880","https://openalex.org/W2900440653","https://openalex.org/W2991608029","https://openalex.org/W3016255749","https://openalex.org/W3137237606","https://openalex.org/W4388674555","https://openalex.org/W6652798803","https://openalex.org/W6656003451","https://openalex.org/W6681920147"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2140328632","https://openalex.org/W2541225405","https://openalex.org/W2149184458","https://openalex.org/W4316660008","https://openalex.org/W2373956461","https://openalex.org/W1971856568","https://openalex.org/W2418067545"],"abstract_inverted_index":{"Multiple":[0],"Input":[1],"Switching":[2],"(MIS)":[3],"effects":[4,54],"commonly":[5],"induce":[6],"undesired":[7],"glitch":[8,29,53,71,121],"pulses":[9],"at":[10],"the":[11,34,70,135],"output":[12],"of":[13,36,142],"CMOS":[14],"gates,":[15],"potentially":[16],"leading":[17],"to":[18,67,101],"circuit":[19],"malfunction":[20],"and":[21,27,39,76,87,117],"significant":[22],"power":[23,77],"consumption.":[24,78],"Thus,":[25],"accurate":[26],"efficient":[28,62],"modeling":[30,52],"is":[31],"crucial":[32],"for":[33,51],"design":[35],"high-performance,":[37],"low-power,":[38],"reliable":[40],"ICs.":[41],"In":[42],"this":[43,80],"work,":[44],"we":[45,60,82,96],"present":[46],"a":[47,98,149],"new":[48],"gate-level":[49,120],"approach":[50],"under":[55],"MIS.":[56],"Unlike":[57],"previous":[58],"studies,":[59],"leverage":[61],"Machine":[63],"Learning":[64],"(ML)":[65],"techniques":[66],"accurately":[68],"estimate":[69],"shape":[72],"characteristics,":[73],"propagation":[74],"delay,":[75],"To":[79],"end,":[81],"evaluate":[83],"various":[84],"ML":[85],"engines":[86],"explore":[88],"different":[89],"Artificial":[90],"Neural":[91],"Network":[92],"(ANN)":[93],"architectures.":[94],"Moreover,":[95],"introduce":[97],"seamless":[99],"workflow":[100],"integrate":[102],"our":[103],"ANNs":[104],"into":[105],"existing":[106],"standard":[107],"cell":[108],"libraries,":[109],"striking":[110],"an":[111,139],"optimal":[112],"balance":[113],"between":[114],"model":[115],"size":[116],"accuracy":[118],"in":[119,128],"modeling.":[122],"Experimental":[123],"evaluation":[124],"on":[125],"gates":[126],"implemented":[127],"7":[129],"nm":[130],"FinFET":[131],"technology":[132],"demonstrates":[133],"that":[134],"proposed":[136],"models":[137],"achieve":[138],"average":[140],"error":[141],"2.19%":[143],"against":[144],"SPICE":[145],"simulation":[146],"while":[147],"maintaining":[148],"minimal":[150],"memory":[151],"footprint.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}