{"id":"https://openalex.org/W4404133549","doi":"https://doi.org/10.1145/3649329.3655935","title":"Size-Optimized Depth-Constrained Large Parallel Prefix Circuits","display_name":"Size-Optimized Depth-Constrained Large Parallel Prefix Circuits","publication_year":2024,"publication_date":"2024-06-23","ids":{"openalex":"https://openalex.org/W4404133549","doi":"https://doi.org/10.1145/3649329.3655935"},"language":"en","primary_location":{"id":"doi:10.1145/3649329.3655935","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649329.3655935","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3649329.3655935","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041371153","display_name":"Shiju Lin","orcid":"https://orcid.org/0000-0002-6556-7038"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shiju Lin","raw_affiliation_strings":["The Chinese University of Hong Kong, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003335238","display_name":"Bentian Jiang","orcid":"https://orcid.org/0000-0001-8163-3114"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bentian Jiang","raw_affiliation_strings":["Huawei Design Automation Lab, Hong Kong, Hung Hom, Hong Kong SAR, Hong Kong Special Administrative Region of China"],"affiliations":[{"raw_affiliation_string":"Huawei Design Automation Lab, Hong Kong, Hung Hom, Hong Kong SAR, Hong Kong Special Administrative Region of China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101709744","display_name":"Weihua Sheng","orcid":"https://orcid.org/0009-0000-0810-2042"},"institutions":[{"id":"https://openalex.org/I4210118286","display_name":"Hong Kong Design Centre","ror":"https://ror.org/02hbtf857","country_code":"CN","type":"nonprofit","lineage":["https://openalex.org/I4210118286"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weihua Sheng","raw_affiliation_strings":["Huawei Design Automation Lab, Hong Kong, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China"],"affiliations":[{"raw_affiliation_string":"Huawei Design Automation Lab, Hong Kong, Hong Kong, Hong Kong, Hong Kong Special Administrative Region of China","institution_ids":["https://openalex.org/I4210118286"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070795253","display_name":"Evangeline F. Y. Young","orcid":"https://orcid.org/0000-0003-0623-1590"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Evangeline Young","raw_affiliation_strings":["The Chinese University of Hong Kong, Shatin, New Territories, Hong Kong Special Administrative Region of China"],"affiliations":[{"raw_affiliation_string":"The Chinese University of Hong Kong, Shatin, New Territories, Hong Kong Special Administrative Region of China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5041371153"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.2171,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54616328,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/prefix","display_name":"Prefix","score":0.7601653337478638},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6648493409156799},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5903862714767456},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5590218305587769},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11045733094215393},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07892918586730957}],"concepts":[{"id":"https://openalex.org/C141603448","wikidata":"https://www.wikidata.org/wiki/Q134830","display_name":"Prefix","level":2,"score":0.7601653337478638},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6648493409156799},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5903862714767456},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5590218305587769},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11045733094215393},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07892918586730957},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649329.3655935","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649329.3655935","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3649329.3655935","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3649329.3655935","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W2054095206","https://openalex.org/W2103316343","https://openalex.org/W2883160951","https://openalex.org/W3199918294","https://openalex.org/W3212488318"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2142481367","https://openalex.org/W3196321793","https://openalex.org/W3080705045","https://openalex.org/W2385527937","https://openalex.org/W2005880840","https://openalex.org/W2507465767","https://openalex.org/W4385305499"],"abstract_inverted_index":{"Binary":[0],"adders":[1,23,45,51,82,127],"are":[2,24,52],"a":[3,59,75,92,149],"critical":[4],"building":[5],"block":[6],"in":[7,26,63,121,138],"integrated":[8,54],"circuit":[9],"(IC)":[10],"design.":[11],"In":[12,49],"addition":[13],"to":[14,145],"the":[15,103,117],"widely":[16],"used":[17],"32/64/128-bit":[18],"adders,":[19],"large":[20,44],"(1024/2048":[21],"bits)":[22],"important":[25],"applications":[27],"such":[28,57],"as":[29,58],"cryptography.":[30],"However,":[31],"most":[32,104],"current":[33,118],"adder":[34,106],"design":[35],"methods":[36,120],"target":[37],"regular":[38],"bitwidths,":[39],"and":[40,97,101,124,135,141],"cannot":[41],"efficiently":[42,79],"generate":[43,100],"with":[46],"good":[47],"performance.":[48],"practice,":[50],"often":[53],"into":[55],"circuits":[56],"multiplier-accumulator":[60],"(MAC),":[61],"resulting":[62],"complex":[64],"non-uniform":[65,84],"input":[66,85],"arrival":[67,86],"times.":[68,87],"To":[69],"address":[70],"these":[71],"challenges,":[72],"we":[73],"propose":[74],"new":[76],"algorithm":[77,131],"for":[78,83],"generating":[80],"high-quality":[81],"It":[88],"is":[89],"based":[90],"on":[91],"novel":[93],"divide-and-conquer-friendly":[94],"problem":[95],"formulation,":[96],"can":[98],"effectively":[99],"maintain":[102],"useful":[105],"structures":[107],"through":[108],"dynamic":[109],"programming.":[110],"Experimental":[111],"results":[112],"show":[113],"that":[114],"it":[115],"outperforms":[116],"state-of-the-art":[119],"both":[122],"quality":[123],"runtime.":[125],"The":[126],"generated":[128,147],"by":[129,148],"our":[130],"have":[132],"2.8%,":[133],"8.3%,":[134],"10.3%":[136],"reductions":[137],"delay,":[139],"area,":[140],"power,":[142],"respectively,":[143],"compared":[144],"those":[146],"commercial":[150],"synthesis":[151],"tool.":[152]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}