{"id":"https://openalex.org/W4404133423","doi":"https://doi.org/10.1145/3649329.3655678","title":"DACPara: A Divide-and-Conquer Parallel Approach for High-Quality Logic Rewriting in Large-Scale Circuits","display_name":"DACPara: A Divide-and-Conquer Parallel Approach for High-Quality Logic Rewriting in Large-Scale Circuits","publication_year":2024,"publication_date":"2024-06-23","ids":{"openalex":"https://openalex.org/W4404133423","doi":"https://doi.org/10.1145/3649329.3655678"},"language":"en","primary_location":{"id":"doi:10.1145/3649329.3655678","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3655678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111274702","display_name":"N. S. Qu","orcid":"https://orcid.org/0000-0002-0972-3999"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nanjiang Qu","raw_affiliation_strings":["Xidian University, Xi' an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-0972-3999","affiliations":[{"raw_affiliation_string":"Xidian University, Xi' an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003990194","display_name":"Cong Tian","orcid":"https://orcid.org/0000-0002-5429-4580"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Cong Tian","raw_affiliation_strings":["Xidian University, Xi' an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-5429-4580","affiliations":[{"raw_affiliation_string":"Xidian University, Xi' an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071051896","display_name":"Zhenhua Duan","orcid":"https://orcid.org/0000-0002-3119-3242"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenhua Duan","raw_affiliation_strings":["Xidian University, Xi' an, Shaanxi, China"],"raw_orcid":"https://orcid.org/0000-0002-3119-3242","affiliations":[{"raw_affiliation_string":"Xidian University, Xi' an, Shaanxi, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.7899230718612671},{"id":"https://openalex.org/keywords/divide-and-conquer-algorithms","display_name":"Divide and conquer algorithms","score":0.7715950012207031},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7329380512237549},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.5436971783638},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4893190562725067},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.43745923042297363},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4324132800102234},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.42001450061798096},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3816866874694824},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3202507495880127},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2996826767921448},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.260667622089386}],"concepts":[{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.7899230718612671},{"id":"https://openalex.org/C71559656","wikidata":"https://www.wikidata.org/wiki/Q671298","display_name":"Divide and conquer algorithms","level":2,"score":0.7715950012207031},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7329380512237549},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.5436971783638},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4893190562725067},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.43745923042297363},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4324132800102234},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.42001450061798096},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3816866874694824},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3202507495880127},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2996826767921448},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.260667622089386},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3649329.3655678","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3649329.3655678","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 61st ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4181190020","display_name":null,"funder_award_id":"Nos. 62172322","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8815780779","display_name":null,"funder_award_id":"62272359 and 62192734","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8869538777","display_name":null,"funder_award_id":"YJSJ24015","funder_id":"https://openalex.org/F4320335787","funder_display_name":"Fundamental Research Funds for the Central Universities"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335787","display_name":"Fundamental Research Funds for the Central Universities","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W1528837436","https://openalex.org/W2100465945","https://openalex.org/W2106950603","https://openalex.org/W2242458479","https://openalex.org/W2243301874","https://openalex.org/W2583971000","https://openalex.org/W2768948804","https://openalex.org/W2899805943","https://openalex.org/W2913650413","https://openalex.org/W2944997892","https://openalex.org/W4232836277","https://openalex.org/W4293024130","https://openalex.org/W4323022469","https://openalex.org/W6733221940"],"related_works":["https://openalex.org/W1996820488","https://openalex.org/W2098419840","https://openalex.org/W1748531671","https://openalex.org/W1966764473","https://openalex.org/W2130565894","https://openalex.org/W1944377106","https://openalex.org/W2789349722","https://openalex.org/W2901661247","https://openalex.org/W4312497944","https://openalex.org/W1984298705"],"abstract_inverted_index":{"Logic":[0],"rewriting":[1,55,78,102],"is":[2,72],"a":[3,46],"critical":[4],"and":[5,15,76,97,105],"time-consuming":[6],"task":[7,27],"in":[8,31,37,56,62,66,103],"logic":[9,54,101],"synthesis,":[10],"which":[11],"determines":[12],"the":[13,18,106],"area":[14],"delay":[16],"of":[17,33,119],"synthesized":[19],"circuit.":[20],"However,":[21],"existing":[22],"parallel":[23,48,83,109],"solutions":[24],"for":[25,52,82,122],"this":[26,42],"suffer":[28],"from":[29],"limitations":[30],"terms":[32],"runtime":[34],"or":[35],"quality":[36,118,136],"large-scale":[38,57,123],"complex":[39,124],"circuits.":[40,58],"In":[41],"paper,":[43],"we":[44],"propose":[45],"divide-and-conquer":[47],"approach":[49],"namely":[50],"DACPara":[51,88],"high-quality":[53],"Specifically,":[59],"after":[60],"nodes":[61],"AIG":[63],"are":[64],"divided":[65],"each":[67],"level,":[68],"dynamic":[69],"global":[70],"information":[71],"considered":[73],"to":[74],"divide":[75],"conquer":[77],"into":[79],"three":[80],"stages":[81],"processing.":[84],"Experiments":[85],"show":[86],"that":[87],"using":[89],"40":[90],"CPU":[91,108],"physical":[92],"cores":[93],"can":[94,133],"be":[95],"34.36x":[96],"1.96x":[98],"faster":[99],"than":[100],"ABC":[104],"state-of-the-art":[107,128],"method":[110,131],"on":[111],"large":[112],"benchmarks,":[113,125],"respectively,":[114],"with":[115,127],"extremely":[116],"comparable":[117],"result.":[120],"Also,":[121],"compared":[126],"GPU":[129],"accelerated":[130],"ours":[132],"achieve":[134],"1.1%":[135],"improvement.":[137]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}