{"id":"https://openalex.org/W4396852309","doi":"https://doi.org/10.1145/3647444.3652476","title":"Design, synthesis and implementation of 8-bit accumulator using FPGA Board","display_name":"Design, synthesis and implementation of 8-bit accumulator using FPGA Board","publication_year":2023,"publication_date":"2023-11-23","ids":{"openalex":"https://openalex.org/W4396852309","doi":"https://doi.org/10.1145/3647444.3652476"},"language":"en","primary_location":{"id":"doi:10.1145/3647444.3652476","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3647444.3652476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th International Conference on Information Management & Machine Intelligence","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090422312","display_name":"Suman Lata Tripathi","orcid":"https://orcid.org/0000-0002-1684-8204"},"institutions":[{"id":"https://openalex.org/I52590639","display_name":"Nottingham Trent University","ror":"https://ror.org/04xyxjd90","country_code":"GB","type":"education","lineage":["https://openalex.org/I52590639"]},{"id":"https://openalex.org/I110360157","display_name":"Lovely Professional University","ror":"https://ror.org/00et6q107","country_code":"IN","type":"education","lineage":["https://openalex.org/I110360157"]}],"countries":["GB","IN"],"is_corresponding":true,"raw_author_name":"Suman Lata Tripathi","raw_affiliation_strings":["School of Electronics and Electrical Engineering, Lovely Professional University, India and \rDepartment of Computer Science, Nottingham Trent University, UK"],"affiliations":[{"raw_affiliation_string":"School of Electronics and Electrical Engineering, Lovely Professional University, India and \rDepartment of Computer Science, Nottingham Trent University, UK","institution_ids":["https://openalex.org/I52590639","https://openalex.org/I110360157"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5090422312"],"corresponding_institution_ids":["https://openalex.org/I110360157","https://openalex.org/I52590639"],"apc_list":null,"apc_paid":null,"fwci":0.1339,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49657132,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.991599977016449,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.8091319799423218},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7555680871009827},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6859846115112305},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5540541410446167},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38651740550994873},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35572004318237305},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09943270683288574}],"concepts":[{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.8091319799423218},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7555680871009827},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6859846115112305},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5540541410446167},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38651740550994873},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35572004318237305},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09943270683288574}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3647444.3652476","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3647444.3652476","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 5th International Conference on Information Management & Machine Intelligence","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2070773792","https://openalex.org/W2955471158","https://openalex.org/W2981190297","https://openalex.org/W3033151144","https://openalex.org/W3142172184","https://openalex.org/W3202169040","https://openalex.org/W4205574650","https://openalex.org/W4210315894","https://openalex.org/W4210915504","https://openalex.org/W4226290710","https://openalex.org/W4281286200","https://openalex.org/W4308404870","https://openalex.org/W4309352862","https://openalex.org/W4319777663","https://openalex.org/W4381848393","https://openalex.org/W4383334313","https://openalex.org/W4386462194","https://openalex.org/W4386463851","https://openalex.org/W4387720545","https://openalex.org/W4387722327","https://openalex.org/W4392183014"],"related_works":["https://openalex.org/W2367867835","https://openalex.org/W2021816285","https://openalex.org/W1510566140","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Accumulators":[0],"are":[1,106],"frequently":[2],"used":[3,93,127],"in":[4],"digital":[5],"circuits":[6],"to":[7,20,38,53,94,108,113,128,133,141,162],"store":[8],"and":[9,62,96,102,138,145,160,169],"process":[10],"bi-nary":[11],"data.":[12],"The":[13,89,151],"functionality":[14],"of":[15,24,70,80,154],"the":[16,26,32,35,39,65,68,85,115,118,130,134,147,155],"accumulator":[17,33,47,57,72,98,168],"is":[18,92,126,157],"identical":[19],"a":[21,30,172,176],"counter.":[22],"In-stead":[23],"incrementing":[25],"counter":[27],"value":[28,37],"by":[29],"constant,":[31],"adds":[34],"input":[36],"current":[40],"value.":[41],"Using":[42],"Verilog":[43,90,123],"programming,":[44],"an":[45,55,166],"8-bit":[46,56,71,167],"was":[48],"designed.":[49],"In":[50],"this":[51],"work,":[52],"implement":[54],"including":[58],"functions:":[59],"multiplication,":[60],"division,":[61],"modulus.":[63],"From":[64],"con-ducted":[66],"simulation,":[67],"operations":[69,75,81,144],"performs":[73],"different":[74,78,143],"based":[76],"on":[77,87,99,149],"modes":[79],"along":[82],"with":[83],"displaying":[84],"results":[86,148],"FPGA.":[88],"HDL":[91],"design":[95],"simulate":[97],"Xilinx":[100],"Vivado":[101],"generated":[103],"bitstream":[104],"files":[105],"uploaded":[107],"Nexys-4":[109],"Artix-7":[110],"FPGA":[111],"board":[112,156],"show":[114],"result":[116],"through":[117],"built-in":[119],"seven-segment":[120,173],"display.":[121],"A":[122],"top":[124],"module":[125],"map":[129],"inputs":[131],"parameters":[132],"available":[135],"onboard":[136],"switches":[137],"push":[139],"buttons":[140],"perform":[142],"saving":[146],"accumulator.":[150],"internal":[152],"clock":[153,177],"450":[158],"MHz":[159],"reduced":[161],"10":[163],"Hz":[164],"for":[165,171],"10kHz":[170],"display":[174],"using":[175],"divider.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}