{"id":"https://openalex.org/W4392521850","doi":"https://doi.org/10.1145/3642921.3642956","title":"Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation","display_name":"Modeling methodology for multi-die chip design based on gem5/SystemC co-simulation","publication_year":2024,"publication_date":"2024-01-18","ids":{"openalex":"https://openalex.org/W4392521850","doi":"https://doi.org/10.1145/3642921.3642956"},"language":"en","primary_location":{"id":"doi:10.1145/3642921.3642956","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3642921.3642956","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3642921.3642956","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5094084017","display_name":"Fabian Sch\u00e4tzle","orcid":"https://orcid.org/0009-0002-2982-0566"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Fabian Sch\u00e4tzle","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems,, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems,, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042151208","display_name":"Carlos Falquez","orcid":"https://orcid.org/0000-0003-0382-7743"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Carlos Falquez","raw_affiliation_strings":["J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102951470","display_name":"Heinen Stefan","orcid":"https://orcid.org/0009-0004-6974-1891"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Heinen","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005324895","display_name":"Nam Ho","orcid":"https://orcid.org/0000-0002-6973-4120"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Nam Ho","raw_affiliation_strings":["J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018708711","display_name":"Antoni Portero","orcid":"https://orcid.org/0000-0003-1319-6404"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Antoni Portero","raw_affiliation_strings":["J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069177753","display_name":"Estela Suarez","orcid":"https://orcid.org/0000-0003-0748-7264"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Estela Suarez","raw_affiliation_strings":["J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"J\u00fclich Supercomputing Centre, Institute for Advanced Simulation, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094084018","display_name":"Johannes Van Den Boom","orcid":"https://orcid.org/0000-0001-6177-8308"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johannes Van Den Boom","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062797490","display_name":"Stefan van Waasen","orcid":"https://orcid.org/0000-0003-0682-7941"},"institutions":[{"id":"https://openalex.org/I171892758","display_name":"Forschungszentrum J\u00fclich","ror":"https://ror.org/02nv7yv05","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I171892758"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Van Waasen","raw_affiliation_strings":["Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany"],"affiliations":[{"raw_affiliation_string":"Central Institute of Engineering, Electronics and Analytics ZEA-2 - Electronic Systems, Forschungszentrum J\u00fclich GmbH, Germany","institution_ids":["https://openalex.org/I171892758"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5094084017"],"corresponding_institution_ids":["https://openalex.org/I171892758"],"apc_list":null,"apc_paid":null,"fwci":1.4653,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81481011,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"35","last_page":"41"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9194190502166748},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.687610924243927},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6709526181221008},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5502002835273743},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5483707189559937},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5383338332176208},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5035514235496521},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.486578106880188},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.429610013961792},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.41335412859916687},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1518198847770691},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13817384839057922},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06490981578826904}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9194190502166748},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.687610924243927},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6709526181221008},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5502002835273743},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5483707189559937},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5383338332176208},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5035514235496521},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.486578106880188},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.429610013961792},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.41335412859916687},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1518198847770691},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13817384839057922},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06490981578826904},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3642921.3642956","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3642921.3642956","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3642921.3642956","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3642921.3642956","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th Workshop on Rapid Simulation and Performance Evaluation for Design","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2025516544","https://openalex.org/W2147657366","https://openalex.org/W2203888028","https://openalex.org/W2234584938","https://openalex.org/W2748648681","https://openalex.org/W2798975035","https://openalex.org/W2947649671","https://openalex.org/W2976081963","https://openalex.org/W3016874508","https://openalex.org/W3092226368","https://openalex.org/W3111684448","https://openalex.org/W3188178661","https://openalex.org/W4200184061","https://openalex.org/W4233184216","https://openalex.org/W4247806563","https://openalex.org/W4293023438","https://openalex.org/W4293731757","https://openalex.org/W4360831793"],"related_works":["https://openalex.org/W2033923590","https://openalex.org/W2376124569","https://openalex.org/W2372348522","https://openalex.org/W2135667768","https://openalex.org/W2517347894","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1581055755","https://openalex.org/W3141352748","https://openalex.org/W2096946389"],"abstract_inverted_index":{"The":[0],"paper":[1],"introduces":[2],"a":[3,42],"modeling":[4],"methodology":[5],"aimed":[6],"at":[7],"thoroughly":[8],"exploring":[9],"the":[10,27,73],"design":[11,74],"space":[12],"of":[13,29,45,76],"multi-die":[14,77],"chip":[15,78],"architecture":[16],"tailored":[17],"for":[18,32,72],"High-Performance":[19],"Computing":[20],"(HPC).":[21],"For":[22],"accurate":[23],"simulations,":[24],"we":[25],"leverage":[26],"capabilities":[28],"gem5\u2019s":[30],"Ruby":[31],"its":[33],"robust":[34],"CPU":[35],"models":[36],"and":[37],"cache":[38],"coherence":[39],"protocols,":[40],"providing":[41],"comprehensive":[43],"representation":[44],"die":[46],"architecture.":[47,79],"Die-to-die":[48],"interfaces":[49],"are":[50],"modeled":[51],"using":[52],"SystemC":[53],"TLM,":[54],"offering":[55],"flexibility":[56],"to":[57],"integrate":[58],"with":[59,65],"other":[60],"simulators.":[61],"This":[62],"enables":[63],"co-simulation":[64],"varying":[66],"abstraction":[67],"levels,":[68],"making":[69],"it":[70],"well-suited":[71],"analysis":[75]},"counts_by_year":[{"year":2025,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}