{"id":"https://openalex.org/W4391955310","doi":"https://doi.org/10.1145/3641399.3641443","title":"Parameterized Static Analysis for Weak Memory Models","display_name":"Parameterized Static Analysis for Weak Memory Models","publication_year":2024,"publication_date":"2024-02-20","ids":{"openalex":"https://openalex.org/W4391955310","doi":"https://doi.org/10.1145/3641399.3641443"},"language":"en","primary_location":{"id":"doi:10.1145/3641399.3641443","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3641399.3641443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th Innovations in Software Engineering Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057292652","display_name":"Divyanjali Sharma","orcid":"https://orcid.org/0000-0003-1976-6834"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Divyanjali Sharma","raw_affiliation_strings":["Computer Science & Engineering, Indian Institute of Technology, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-1976-6834","affiliations":[{"raw_affiliation_string":"Computer Science & Engineering, Indian Institute of Technology, Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014202235","display_name":"Subodh Sharma","orcid":"https://orcid.org/0000-0003-3069-3744"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Subodh Sharma","raw_affiliation_strings":["Computer Science & Engineering, Indian Institute of Technology, Delhi, India"],"raw_orcid":"https://orcid.org/0000-0003-3069-3744","affiliations":[{"raw_affiliation_string":"Computer Science & Engineering, Indian Institute of Technology, Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I68891433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00971772,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8510284423828125},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.8220193982124329},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.8206024169921875},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.5600367188453674},{"id":"https://openalex.org/keywords/visibility","display_name":"Visibility","score":0.5373045802116394},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5331135988235474},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.45709365606307983},{"id":"https://openalex.org/keywords/memory-safety","display_name":"Memory safety","score":0.42344430088996887},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.37411385774612427},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3549899458885193},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.342322438955307},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.27213090658187866},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2695506811141968},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14916667342185974}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8510284423828125},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.8220193982124329},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.8206024169921875},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.5600367188453674},{"id":"https://openalex.org/C123403432","wikidata":"https://www.wikidata.org/wiki/Q654068","display_name":"Visibility","level":2,"score":0.5373045802116394},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5331135988235474},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.45709365606307983},{"id":"https://openalex.org/C28180684","wikidata":"https://www.wikidata.org/wiki/Q4080983","display_name":"Memory safety","level":3,"score":0.42344430088996887},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.37411385774612427},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3549899458885193},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.342322438955307},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.27213090658187866},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2695506811141968},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14916667342185974},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3641399.3641443","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3641399.3641443","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 17th Innovations in Software Engineering Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1540223539","https://openalex.org/W1547285994","https://openalex.org/W1562915062","https://openalex.org/W2086147982","https://openalex.org/W2294707073","https://openalex.org/W2347106652","https://openalex.org/W2488581006","https://openalex.org/W2596443718","https://openalex.org/W2626631502","https://openalex.org/W2736297631","https://openalex.org/W2778029444","https://openalex.org/W2797152240","https://openalex.org/W2887814217","https://openalex.org/W2897215198","https://openalex.org/W2955045321","https://openalex.org/W3212596895","https://openalex.org/W4281945852","https://openalex.org/W4311402053","https://openalex.org/W4384471318"],"related_works":["https://openalex.org/W4248542611","https://openalex.org/W4235971859","https://openalex.org/W4388997031","https://openalex.org/W2033109261","https://openalex.org/W2153463445","https://openalex.org/W4315631944","https://openalex.org/W2532001921","https://openalex.org/W2318316668","https://openalex.org/W4293820470","https://openalex.org/W3213866906"],"abstract_inverted_index":{"Verifying":[0],"programs":[1,75],"under":[2,76],"weak":[3],"memory":[4,27,49,58],"models":[5,18],"(WMMs)":[6],"is":[7,31],"vital":[8],"due":[9],"to":[10,33,56,65],"their":[11],"prevalence":[12],"in":[13],"modern":[14],"computer":[15],"architectures.":[16],"These":[17],"introduce":[19],"complexities,":[20],"allowing":[21],"unexpected":[22],"reordering":[23],"and":[24,37],"visibility":[25],"of":[26,41,73],"operations.":[28],"Ensuring":[29],"correctness":[30],"crucial":[32],"prevent":[34],"subtle":[35],"bugs":[36],"guarantee":[38],"the":[39],"reliability":[40],"software":[42],"running":[43],"on":[44],"such":[45],"systems.":[46],"However,":[47],"a":[48],"model":[50],"specific":[51],"technique":[52,71],"cannot":[53],"be":[54],"extended":[55],"other":[57],"models.":[59],"In":[60],"this":[61],"work,":[62],"we":[63],"strive":[64],"develop":[66],"an":[67],"automated":[68],"parameterized":[69],"verification":[70],"capable":[72],"analyzing":[74],"all":[77],"possible":[78],"WMMs.":[79]},"counts_by_year":[],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}