{"id":"https://openalex.org/W4390547764","doi":"https://doi.org/10.1145/3639365","title":"Mixed Integer Programming based Placement Refinement by RSMT Model with Movable Pins","display_name":"Mixed Integer Programming based Placement Refinement by RSMT Model with Movable Pins","publication_year":2024,"publication_date":"2024-01-03","ids":{"openalex":"https://openalex.org/W4390547764","doi":"https://doi.org/10.1145/3639365"},"language":"en","primary_location":{"id":"doi:10.1145/3639365","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3639365","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046105921","display_name":"Ke Tang","orcid":"https://orcid.org/0000-0001-6461-3314"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ke Tang","raw_affiliation_strings":["Nanjing University, China"],"raw_orcid":"https://orcid.org/0000-0001-6461-3314","affiliations":[{"raw_affiliation_string":"Nanjing University, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056805627","display_name":"Lang Feng","orcid":"https://orcid.org/0000-0001-9943-0550"},"institutions":[{"id":"https://openalex.org/I157773358","display_name":"Sun Yat-sen University","ror":"https://ror.org/0064kty71","country_code":"CN","type":"education","lineage":["https://openalex.org/I157773358"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lang Feng","raw_affiliation_strings":["Sun Yat-sen University, China"],"raw_orcid":"https://orcid.org/0000-0001-9943-0550","affiliations":[{"raw_affiliation_string":"Sun Yat-sen University, China","institution_ids":["https://openalex.org/I157773358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100696999","display_name":"Zhongfeng Wang","orcid":"https://orcid.org/0000-0002-7227-4786"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongfeng Wang","raw_affiliation_strings":["Nanjing University, China"],"raw_orcid":"https://orcid.org/0000-0002-7227-4786","affiliations":[{"raw_affiliation_string":"Nanjing University, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1731,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42093243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"29","issue":"2","first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8344506025314331},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7743874788284302},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6402745842933655},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.577609121799469},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5713658332824707},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5461439490318298},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.49871397018432617},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4587107300758362},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4556950628757477},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.43315309286117554},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4325904846191406},{"id":"https://openalex.org/keywords/steiner-tree-problem","display_name":"Steiner tree problem","score":0.4163759648799896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4017632305622101},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3026289641857147},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2940062880516052},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17815881967544556},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10883259773254395}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8344506025314331},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7743874788284302},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6402745842933655},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.577609121799469},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5713658332824707},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5461439490318298},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.49871397018432617},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4587107300758362},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4556950628757477},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.43315309286117554},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4325904846191406},{"id":"https://openalex.org/C76220878","wikidata":"https://www.wikidata.org/wiki/Q1764144","display_name":"Steiner tree problem","level":2,"score":0.4163759648799896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4017632305622101},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3026289641857147},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2940062880516052},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17815881967544556},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10883259773254395},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3639365","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3639365","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G7225354281","display_name":null,"funder_award_id":"62204111","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W587362032","https://openalex.org/W1549024083","https://openalex.org/W1976505060","https://openalex.org/W1985292881","https://openalex.org/W2003799216","https://openalex.org/W2011912079","https://openalex.org/W2017814306","https://openalex.org/W2025686398","https://openalex.org/W2069712919","https://openalex.org/W2121244114","https://openalex.org/W2125831674","https://openalex.org/W2165545669","https://openalex.org/W2167190617","https://openalex.org/W2603633927","https://openalex.org/W2740546450","https://openalex.org/W2775149682","https://openalex.org/W2790502156","https://openalex.org/W2884307971","https://openalex.org/W2946485102","https://openalex.org/W3005126554","https://openalex.org/W3024869997","https://openalex.org/W3036061420","https://openalex.org/W3036696276","https://openalex.org/W3081478627","https://openalex.org/W3122795190","https://openalex.org/W3135053459","https://openalex.org/W3141126084","https://openalex.org/W3195862770","https://openalex.org/W3217406393","https://openalex.org/W4206693354","https://openalex.org/W4238070904","https://openalex.org/W4244148680","https://openalex.org/W4291653336","https://openalex.org/W4294690791","https://openalex.org/W4312563345","https://openalex.org/W4319323793","https://openalex.org/W4362638787","https://openalex.org/W4385187428"],"related_works":["https://openalex.org/W2044826558","https://openalex.org/W2064910292","https://openalex.org/W2781601456","https://openalex.org/W1969853986","https://openalex.org/W3010631755","https://openalex.org/W2783276420","https://openalex.org/W2186482337","https://openalex.org/W2903073708","https://openalex.org/W2914442136","https://openalex.org/W2209132829"],"abstract_inverted_index":{"Placement":[0],"is":[1,132],"a":[2,91],"critical":[3,178],"step":[4],"in":[5,42,51,147],"the":[6,21,34,48,52,61,64,66,69,100,106,111,121,137,140,145,151,156,159,162,188],"physical":[7],"design":[8,22],"for":[9,36,76,99,117,124],"digital":[10],"application":[11],"specific":[12,32],"integrated":[13],"circuits":[14],"(ASICs),":[15],"as":[16,25,47],"it":[17],"can":[18,59,73,113,165],"directly":[19],"affect":[20],"qualities":[23],"such":[24,46],"wirelength":[26,142,175],"and":[27,78,176,185],"timing.":[28],"For":[29,144],"many":[30],"domain":[31],"designs,":[33,65],"demands":[35],"high":[37],"performance":[38],"parallel":[39],"computing":[40],"result":[41],"repetitive":[43,101],"hardware":[44],"instances,":[45],"processing":[49],"elements":[50],"neural":[53],"network":[54],"accelerators.":[55],"As":[56],"these":[57],"instances":[58,146],"dominate":[60],"area":[62],"of":[63,68,139],"runtime":[67],"complete":[70],"design\u2019s":[71],"placement":[72,82,96,112,126,157,168],"be":[74,114],"traded":[75],"optimizing":[77],"reusing":[79],"one":[80],"instance\u2019s":[81],"to":[83,135,170],"achieve":[84],"higher":[85],"quality.":[86,119],"Therefore,":[87],"this":[88],"work":[89],"proposes":[90],"mixed":[92],"integer":[93],"programming":[94],"(MIP)-based":[95],"refinement":[97,169],"algorithm":[98,164],"instances.":[102],"By":[103],"efficiently":[104],"modeling":[105],"rectilinear":[107],"steiner":[108],"tree":[109],"wirelength,":[110],"precisely":[115],"refined":[116],"better":[118],"Besides,":[120],"MIP":[122],"formulations":[123],"timing-driven":[125],"are":[127],"proposed.":[128],"A":[129],"theoretical":[130],"proof":[131],"then":[133],"provided":[134],"show":[136,153],"correctness":[138],"proposed":[141,163],"model.":[143],"various":[148],"popular":[149],"fields,":[150],"experiments":[152],"that":[154],"given":[155],"from":[158],"commercial":[160],"placers,":[161],"perform":[166],"further":[167],"reduce":[171],"3.76%/3.64%":[172],"detailed":[173],"routing":[174],"1.68%/2.42%":[177],"path":[179],"delay":[180],"under":[181],"wirelength/timing-driven":[182],"mode,":[183],"respectively,":[184],"also":[186],"outperforms":[187],"state-of-the-art":[189],"previous":[190],"work.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}