{"id":"https://openalex.org/W4400193490","doi":"https://doi.org/10.1145/3637543.3652880","title":"Seeing Beyond the Order: a LEN5 to Sharpen Edge Microprocessors with Dynamic Scheduling","display_name":"Seeing Beyond the Order: a LEN5 to Sharpen Edge Microprocessors with Dynamic Scheduling","publication_year":2024,"publication_date":"2024-05-07","ids":{"openalex":"https://openalex.org/W4400193490","doi":"https://doi.org/10.1145/3637543.3652880"},"language":"en","primary_location":{"id":"doi:10.1145/3637543.3652880","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3637543.3652880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013253742","display_name":"Michele Caon","orcid":"https://orcid.org/0009-0009-4446-8389"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Michele Caon","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0009-0009-4446-8389","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5099073214","display_name":"Vincenzo Petrolo","orcid":"https://orcid.org/0009-0002-4923-7052"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Petrolo","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0009-0002-4923-7052","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092598637","display_name":"Mattia Mirigaldi","orcid":"https://orcid.org/0009-0004-6556-8876"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mattia Mirigaldi","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0009-0004-6556-8876","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093679490","display_name":"Flavia Guella","orcid":"https://orcid.org/0009-0000-6725-0416"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Flavia Guella","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0009-0000-6725-0416","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0003-2238-9443","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026016005","display_name":"Maurizio Martina","orcid":"https://orcid.org/0000-0002-3069-0319"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["Politecnico di Torino, Turin, Italy"],"raw_orcid":"https://orcid.org/0000-0002-3069-0319","affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5013253742"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2003,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48520339,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7421471476554871},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5156020522117615},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3840886056423187},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35201141238212585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12116608023643494}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7421471476554871},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5156020522117615},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3840886056423187},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35201141238212585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12116608023643494},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3637543.3652880","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3637543.3652880","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 21st ACM International Conference on Computing Frontiers: Workshops and Special Sessions","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G8058303368","display_name":null,"funder_award_id":"101095947","funder_id":"https://openalex.org/F4320323817","funder_display_name":"Universitas Brawijaya"}],"funders":[{"id":"https://openalex.org/F4320323817","display_name":"Universitas Brawijaya","ror":"https://ror.org/01wk3d929"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2170585292","https://openalex.org/W2770020066","https://openalex.org/W2936567838"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4395014643"],"abstract_inverted_index":{"In":[0,63],"recent":[1],"years,":[2],"the":[3,10,34,44,73,80,83,92,108,136,184],"shift":[4],"towards":[5],"data-driven":[6],"workloads":[7],"has":[8],"underscored":[9],"limitations":[11],"of":[12,40,46,75,95,111,146,186],"traditional":[13],"Von":[14],"Neumann":[15],"embedded":[16,23],"computers":[17],"and":[18,36,53,101,127,132],"centralized":[19],"processing":[20],"infrastructures.":[21],"Heterogeneous":[22],"Systems":[24],"on":[25],"Chip":[26],"have":[27],"emerged":[28],"as":[29],"a":[30,60,113,118,159,168,179],"promising":[31],"alternative":[32],"offering":[33],"performance":[35],"energy":[37],"efficiency":[38],"benefits":[39],"specialized":[41,96],"accelerators":[42],"alongside":[43],"versatility":[45],"CPU-based":[47],"systems.":[48],"However,":[49],"optimizing":[50],"operation":[51],"scheduling":[52],"resource":[54],"utilization":[55],"at":[56],"compile":[57],"time":[58],"remains":[59],"challenging":[61],"task.":[62],"this":[64],"context,":[65],"modular":[66],"Instruction":[67],"Set":[68],"Architectures":[69],"like":[70],"RISC-V":[71,115],"enable":[72],"development":[74],"tightly-coupled":[76],"coprocessors":[77],"that":[78],"share":[79],"code":[81],"with":[82,124],"host":[84],"CPU.":[85],"Techniques":[86],"exploiting":[87],"Instruction-Level":[88],"Parallelism":[89],"can":[90],"mitigate":[91],"high":[93],"latency":[94],"hardware":[97],"by":[98],"dynamically":[99,120],"reordering":[100],"speculatively":[102],"executing":[103],"instructions.":[104],"This":[105],"paper":[106],"presents":[107],"first":[109],"iteration":[110],"LEN5,":[112],"64-bit":[114,173],"microprocessor":[116],"featuring":[117],"modular,":[119],"scheduled":[121],"execution":[122,126],"pipeline":[123],"Out-of-Order":[125],"commit.":[128],"Preliminary":[129],"implementation":[130],"figures":[131],"benchmarking":[133],"results":[134],"over":[135],"Embench":[137],"suite":[138],"show":[139],"significant":[140],"improvements":[141],"in":[142,183],"Instructions":[143],"Per":[144],"Cycle":[145],"more":[147],"than":[148],"20":[149,160],"%":[150,161],"compared":[151],"to":[152,178,189],"simpler":[153],"in-order":[154],"microarchitectures.":[155],"Additionally,":[156],"LEN5":[157],"achieves":[158],"higher":[162],"operating":[163],"frequency":[164],"when":[165],"integrated":[166],"into":[167],"small,":[169],"edge-oriented":[170],"microcontroller.":[171],"The":[172],"architecture":[174],"also":[175],"enables":[176],"up":[177],"2.4":[180],"\u00d7":[181],"reduction":[182],"number":[185],"instructions":[187],"required":[188],"execute":[190],"precision-sensitive":[191],"workloads.":[192]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}