{"id":"https://openalex.org/W4391053519","doi":"https://doi.org/10.1145/3635035.3637285","title":"Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA Plane","display_name":"Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA Plane","publication_year":2024,"publication_date":"2024-01-18","ids":{"openalex":"https://openalex.org/W4391053519","doi":"https://doi.org/10.1145/3635035.3637285"},"language":"en","primary_location":{"id":"doi:10.1145/3635035.3637285","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3635035.3637285","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3635035.3637285","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3635035.3637285","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103033249","display_name":"Tomohiro Ueno","orcid":"https://orcid.org/0000-0002-0228-0566"},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Tomohiro Ueno","raw_affiliation_strings":["Center for Computational Science, RIKEN, Japan"],"raw_orcid":"https://orcid.org/0000-0002-0228-0566","affiliations":[{"raw_affiliation_string":"Center for Computational Science, RIKEN, Japan","institution_ids":["https://openalex.org/I4210129730"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083420180","display_name":"Emanuele Del Sozzo","orcid":"https://orcid.org/0000-0003-3101-8118"},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Emanuele Del Sozzo","raw_affiliation_strings":["Center for Computational Science, RIKEN, Japan"],"raw_orcid":"https://orcid.org/0000-0003-3101-8118","affiliations":[{"raw_affiliation_string":"Center for Computational Science, RIKEN, Japan","institution_ids":["https://openalex.org/I4210129730"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081752237","display_name":"Kentaro Sano","orcid":"https://orcid.org/0000-0002-6681-4192"},"institutions":[{"id":"https://openalex.org/I4210129730","display_name":"RIKEN Center for Computational Science","ror":"https://ror.org/03r519674","country_code":"JP","type":"facility","lineage":["https://openalex.org/I4210110652","https://openalex.org/I4210129730"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kentaro Sano","raw_affiliation_strings":["Center for Computational Science, RIKEN, Japan"],"raw_orcid":"https://orcid.org/0000-0002-6681-4192","affiliations":[{"raw_affiliation_string":"Center for Computational Science, RIKEN, Japan","institution_ids":["https://openalex.org/I4210129730"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103033249"],"corresponding_institution_ids":["https://openalex.org/I4210129730"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.00641361,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"84","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8266131281852722},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8153911828994751},{"id":"https://openalex.org/keywords/systolic-array","display_name":"Systolic array","score":0.7996503710746765},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7515678405761719},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5578619837760925},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.43439310789108276},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4150882363319397},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37759220600128174},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3642374575138092},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3578810691833496},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.15936031937599182},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08322814106941223}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8266131281852722},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8153911828994751},{"id":"https://openalex.org/C150741067","wikidata":"https://www.wikidata.org/wiki/Q2377218","display_name":"Systolic array","level":3,"score":0.7996503710746765},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7515678405761719},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5578619837760925},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.43439310789108276},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4150882363319397},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37759220600128174},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3642374575138092},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3578810691833496},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.15936031937599182},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08322814106941223},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3635035.3637285","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3635035.3637285","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3635035.3637285","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3635035.3637285","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3635035.3637285","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3635035.3637285","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5032059973","display_name":null,"funder_award_id":"JP20H00593, JP22K17870","funder_id":"https://openalex.org/F4320323817","funder_display_name":"Universitas Brawijaya"},{"id":"https://openalex.org/G7072979255","display_name":null,"funder_award_id":"JP22K17870","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320323817","display_name":"Universitas Brawijaya","ror":"https://ror.org/01wk3d929"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4391053519.pdf","grobid_xml":"https://content.openalex.org/works/W4391053519.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W1986431723","https://openalex.org/W2002555321","https://openalex.org/W2025347051","https://openalex.org/W2116495135","https://openalex.org/W2132758316","https://openalex.org/W2218392081","https://openalex.org/W2325556328","https://openalex.org/W2606268188","https://openalex.org/W2606722458","https://openalex.org/W2613537099","https://openalex.org/W2625954420","https://openalex.org/W2798956872","https://openalex.org/W2896983500","https://openalex.org/W3111765144","https://openalex.org/W3193946904","https://openalex.org/W3194143084","https://openalex.org/W3195130375","https://openalex.org/W3200558682","https://openalex.org/W3204926734","https://openalex.org/W4224924610","https://openalex.org/W4242589337","https://openalex.org/W4280635517","https://openalex.org/W4283798585","https://openalex.org/W4285055485","https://openalex.org/W4310362310","https://openalex.org/W4312472405","https://openalex.org/W4315977508","https://openalex.org/W4319918345","https://openalex.org/W4380874786","https://openalex.org/W4381050415","https://openalex.org/W4389140831"],"related_works":["https://openalex.org/W2347854075","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W121182129","https://openalex.org/W2755428707","https://openalex.org/W2077105843","https://openalex.org/W2770465587","https://openalex.org/W2086716781"],"abstract_inverted_index":{"Systolic":[0],"arrays":[1,44],"are":[2,75],"a":[3,61,67,78,120],"promising":[4],"approach":[5],"to":[6,30,47,97,148,165,191],"achieving":[7],"high-performance":[8],"processing":[9,113,144,174],"based":[10,65,123],"on":[11,66,106,124,177],"highly":[12,162],"parallelized":[13],"designs":[14,34],"in":[15,71,92,146],"various":[16],"fields,":[17],"such":[18],"as":[19],"AI":[20],"and":[21,94,110,130,171],"bioinformatics.":[22],"Many":[23],"previous":[24],"studies":[25],"have":[26],"devoted":[27],"considerable":[28],"effort":[29],"exploring":[31],"efficient":[32],"circuit":[33,168],"for":[35],"specific":[36],"processing.":[37],"However,":[38],"the":[39,98,125,139,143,149,158,166,173,178,194],"increasing":[40],"size":[41,95],"of":[42,151],"systolic":[43,62,82,127],"forces":[45],"us":[46],"process":[48],"increasingly":[49],"large":[50],"workloads":[51],"by":[52,77,85],"dividing":[53],"them":[54],"into":[55],"smaller":[56],"pieces.":[57],"Therefore,":[58],"we":[59],"propose":[60],"array":[63,83,128],"platform":[64,129,160],"two-dimensional":[68],"FPGA":[69,108,186],"plane":[70],"which":[72,181],"multiple":[73],"FPGAs":[74],"connected":[76],"virtual":[79],"network.":[80],"The":[81,134,153],"realized":[84],"this":[86],"system":[87],"can":[88,188],"be":[89,189],"freely":[90],"customized":[91],"shape":[93],"according":[96],"target.":[99],"Distributed":[100],"memory":[101,105],"access":[102],"through":[103],"off-chip":[104],"each":[107],"board":[109],"simple":[111],"stream":[112],"enable":[114],"scalable":[115,163],"performance.":[116,195],"This":[117],"paper":[118],"presents":[119],"preliminary":[121],"implementation":[122],"proposed":[126,140,159],"its":[131],"performance":[132,145,175],"evaluation.":[133],"evaluation":[135],"results":[136,154],"show":[137,156],"that":[138,157,172,183],"method":[141],"improves":[142],"proportion":[147],"number":[150],"FPGAs.":[152],"also":[155],"is":[161],"due":[164],"small":[167],"area":[169],"required,":[170],"depends":[176],"network":[179],"bandwidth,":[180],"means":[182],"recent":[184],"high-bandwidth":[185],"boards":[187],"expected":[190],"significantly":[192],"improve":[193]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}