{"id":"https://openalex.org/W4392255723","doi":"https://doi.org/10.1145/3633637.3633723","title":"Design and Implementation of High Frame Rate Camera System Based on Multi-core MPSoc","display_name":"Design and Implementation of High Frame Rate Camera System Based on Multi-core MPSoc","publication_year":2023,"publication_date":"2023-10-27","ids":{"openalex":"https://openalex.org/W4392255723","doi":"https://doi.org/10.1145/3633637.3633723"},"language":"en","primary_location":{"id":"doi:10.1145/3633637.3633723","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3633637.3633723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 12th International Conference on Computing and Pattern Recognition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102744002","display_name":"Xiaotian Wang","orcid":"https://orcid.org/0009-0003-2124-9147"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaotian Wang","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037708146","display_name":"Xin Zheng","orcid":"https://orcid.org/0000-0001-7889-986X"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Zheng","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041701271","display_name":"Jinling Cui","orcid":"https://orcid.org/0000-0002-7867-0077"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinling Cui","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012011917","display_name":"Qiang Wu","orcid":"https://orcid.org/0009-0009-9127-523X"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Wu","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5102744002"],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.36410749,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"554","last_page":"561"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13270","display_name":"QR Code Applications and Technologies","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13270","display_name":"QR Code Applications and Technologies","score":0.98580002784729,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12784","display_name":"Modular Robots and Swarm Intelligence","score":0.9818999767303467,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9374546408653259},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7740782499313354},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6481660604476929},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.6169342398643494},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5523991584777832},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5226423740386963},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5152583122253418},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4968760311603546},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4757290184497833},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4722180664539337},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.45048993825912476},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.4490370452404022},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43103939294815063},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3874058127403259},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36845654249191284},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2851864695549011},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.12152743339538574},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10545560717582703},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10467520356178284},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08222123980522156}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9374546408653259},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7740782499313354},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6481660604476929},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.6169342398643494},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5523991584777832},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5226423740386963},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5152583122253418},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4968760311603546},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4757290184497833},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4722180664539337},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.45048993825912476},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.4490370452404022},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43103939294815063},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3874058127403259},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36845654249191284},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2851864695549011},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.12152743339538574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10545560717582703},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10467520356178284},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08222123980522156},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3633637.3633723","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3633637.3633723","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 12th International Conference on Computing and Pattern Recognition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2152420414","https://openalex.org/W4384297224","https://openalex.org/W4386761822"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2092587530","https://openalex.org/W2087544673","https://openalex.org/W2113449380","https://openalex.org/W3146394219","https://openalex.org/W2012131147"],"abstract_inverted_index":{"This":[0],"paper":[1],"is":[2],"based":[3],"on":[4,33],"the":[5,16,34,38,69],"Zynq":[6],"UltraScale":[7],"plus":[8],"EV":[9],"series":[10],"MPSoc":[11],"hardware":[12],"platform.":[13],"To":[14],"meet":[15],"demand":[17],"of":[18,37],"1080P@500FPS":[19],"high-speed":[20],"video":[21],"with":[22,42],"large":[23],"capacity":[24],"data":[25],"storage":[26],"and":[27,48,58,74],"high":[28,71],"performance,":[29],"multiple":[30],"Cortex-A53":[31],"cores":[32],"ARM":[35],"side":[36],"processor":[39],"are":[40,61],"implemented":[41],"shared":[43],"memory,":[44],"inter-core":[45,51],"interrupt":[46],"mechanism,":[47],"multi-core":[49,64],"supervised":[50],"communication":[52],"mechanism.":[53],"The":[54],"system's":[55,70],"multi-task":[56],"processing":[57],"parallel":[59],"control":[60],"realized":[62],"through":[63],"scheduling,":[65],"which":[66],"effectively":[67],"improves":[68],"integration,":[72],"flexibility,":[73],"reliability.":[75]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}