{"id":"https://openalex.org/W4391857794","doi":"https://doi.org/10.1145/3632409.3640477","title":"Improving Performance of Network-on-Memory Architectures via (De-)/Compression-in-DRAM","display_name":"Improving Performance of Network-on-Memory Architectures via (De-)/Compression-in-DRAM","publication_year":2023,"publication_date":"2023-11-02","ids":{"openalex":"https://openalex.org/W4391857794","doi":"https://doi.org/10.1145/3632409.3640477"},"language":"en","primary_location":{"id":"doi:10.1145/3632409.3640477","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3640477","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3640477","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3640477","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093937576","display_name":"Arghavan Mohammadhassani","orcid":"https://orcid.org/0009-0007-3782-3392"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arghavan Mohammadhassani","raw_affiliation_strings":["Drexel University, Philadelphia, USA"],"raw_orcid":"https://orcid.org/0009-0007-3782-3392","affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, USA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052267211","display_name":"Anup Das","orcid":"https://orcid.org/0000-0002-5673-2636"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anup Das","raw_affiliation_strings":["Drexel University, Philadelphia, USA"],"raw_orcid":"https://orcid.org/0000-0002-5673-2636","affiliations":[{"raw_affiliation_string":"Drexel University, Philadelphia, USA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1897,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55368199,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.81464022397995},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7271777391433716},{"id":"https://openalex.org/keywords/compression","display_name":"Compression (physics)","score":0.46833017468452454},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4422852396965027},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4181046783924103},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39038461446762085},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2728915214538574},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.19772204756736755},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1970483362674713},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.0769335925579071}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.81464022397995},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7271777391433716},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.46833017468452454},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4422852396965027},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4181046783924103},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39038461446762085},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2728915214538574},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.19772204756736755},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1970483362674713},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0769335925579071},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3632409.3640477","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3640477","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3640477","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3632409.3640477","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3640477","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3640477","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4391857794.pdf","grobid_xml":"https://content.openalex.org/works/W4391857794.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W2034861439","https://openalex.org/W2035720033","https://openalex.org/W2105028194","https://openalex.org/W2170257519","https://openalex.org/W2332254524","https://openalex.org/W2474451066","https://openalex.org/W2765234579","https://openalex.org/W2766489088","https://openalex.org/W3147974890","https://openalex.org/W4256740829","https://openalex.org/W4386025602"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W1976244802","https://openalex.org/W2083934844","https://openalex.org/W1992487929","https://openalex.org/W4386903460"],"abstract_inverted_index":{"Network-on-chips":[0],"(NoCs)":[1],"are":[2,99],"envisioned":[3],"to":[4,19,55,70,130,156,183,198],"be":[5],"a":[6,32,39,45,51,89,119,128,184,199],"scalable":[7],"communication":[8],"substrate":[9],"for":[10],"Network-on-Memory":[11],"(NoM)":[12],"architectures.":[13],"However,":[14],"modern":[15],"data-intensive":[16,167],"workloads":[17,168],"continue":[18],"overwhelm":[20],"the":[21,78,111,137,147],"NoC":[22,201],"link":[23],"capacity,":[24],"dramatically":[25],"increasing":[26],"memory":[27,206],"service":[28],"latency":[29,151],"and":[30,63,85,95,106,149,173,193,210],"causing":[31],"great":[33],"performance":[34,190,218],"loss.":[35],"We":[36,82,163],"introduce":[37,118],"DECORAM,":[38,116],"data":[40,61,133,160],"(de-)/compression":[41],"scheme":[42],"implemented":[43,100],"within":[44],"DRAM-based":[46],"NoM":[47],"architecture.":[48],"DECORAM":[49,144,165,187,204],"uses":[50],"lookup":[52],"table":[53],"(LUT)":[54],"store":[56],"compressed":[57],"codes":[58,73],"of":[59,77,91,110,123,139],"common":[60],"patterns,":[62],"exploits":[64],"this":[65],"LUT":[66],"during":[67],"LLC":[68],"misses":[69],"transmit":[71],"these":[72],"via":[74],"NoC,":[75],"instead":[76],"original":[79],"uncompressed":[80],"data.":[81],"formulate":[83],"compression":[84,148,202],"decompression":[86,150],"mechanisms":[87],"as":[88],"combination":[90],"LUT-based":[92],"pattern":[93],"matching":[94],"prefix":[96],"concatenation,":[97],"which":[98],"using":[101,166],"low-latency":[102],"DRAM":[103,112],"row":[104,141],"activations":[105],"exploiting":[107,153],"analog":[108],"properties":[109],"cell.":[113],"To":[114],"support":[115],"we":[117],"minimal":[120],"design":[121],"change":[122],"adding":[124],"isolation":[125],"transistors":[126],"in":[127],"subarray":[129],"activate":[131],"inter-subarray":[132],"movement":[134],"based":[135],"on":[136],"content":[138],"its":[140],"buffer.":[142],"Our":[143,178],"controller":[145],"reduces":[146,205],"by":[152,208,212],"subarray-level":[154],"parallelism":[155],"compress/decompress":[157],"several":[158],"CPU":[159],"misses,":[161],"simultaneously.":[162],"evaluate":[164],"from":[169],"SPEC,":[170],"APACHE,":[171],"PARSEC,":[172],"in-memory":[174],"computing":[175],"benchmark":[176],"suites.":[177],"results":[179],"show":[180],"that":[181],"compared":[182],"baseline":[185],"NoM,":[186],"significantly":[188],"improves":[189],"(average":[191,195],"30%)":[192],"energy":[194,211],"32%).":[196],"Compared":[197],"conventional":[200],"mechanism,":[203],"area":[207],"27%":[209],"12%,":[213],"while":[214],"delivering":[215],"7%":[216],"higher":[217],"improvement.":[219]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}