{"id":"https://openalex.org/W4391857780","doi":"https://doi.org/10.1145/3632409.3632839","title":"Modularity Driven Parallel Placement Algorithm for 2.5D FPGA Architectures","display_name":"Modularity Driven Parallel Placement Algorithm for 2.5D FPGA Architectures","publication_year":2023,"publication_date":"2023-11-02","ids":{"openalex":"https://openalex.org/W4391857780","doi":"https://doi.org/10.1145/3632409.3632839"},"language":"en","primary_location":{"id":"doi:10.1145/3632409.3632839","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3632839","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632839","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632839","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033063333","display_name":"Raveena Raikar","orcid":"https://orcid.org/0000-0002-7344-2518"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Raveena Raikar","raw_affiliation_strings":["Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-7344-2518","affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-4477-5313","affiliations":[{"raw_affiliation_string":"Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I2801227569"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1227,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48146072,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modularity","display_name":"Modularity (biology)","score":0.8303400874137878},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7750685214996338},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7485542893409729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7145593762397766},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6068447828292847},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5665808916091919},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.5143555402755737},{"id":"https://openalex.org/keywords/boundary","display_name":"Boundary (topology)","score":0.45954009890556335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45644882321357727},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.44997626543045044},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3886900842189789},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.18686357140541077},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.1771448254585266},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14298605918884277},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11496666073799133},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.10322806239128113}],"concepts":[{"id":"https://openalex.org/C2779478453","wikidata":"https://www.wikidata.org/wiki/Q6889748","display_name":"Modularity (biology)","level":2,"score":0.8303400874137878},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7750685214996338},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7485542893409729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7145593762397766},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6068447828292847},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5665808916091919},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.5143555402755737},{"id":"https://openalex.org/C62354387","wikidata":"https://www.wikidata.org/wiki/Q875399","display_name":"Boundary (topology)","level":2,"score":0.45954009890556335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45644882321357727},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.44997626543045044},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3886900842189789},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.18686357140541077},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.1771448254585266},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14298605918884277},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11496666073799133},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.10322806239128113},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3632409.3632839","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3632839","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632839","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:01HYD9YH6EDXX8QTK1NND3EP5T","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-01HYD9YH6EDXX8QTK1NND3EP5T","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9798400704741","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"doi:10.1145/3632409.3632839","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3632839","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632839","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4391857780.pdf","grobid_xml":"https://content.openalex.org/works/W4391857780.grobid-xml"},"referenced_works_count":13,"referenced_works":["https://openalex.org/W1607821056","https://openalex.org/W2050456603","https://openalex.org/W2078174680","https://openalex.org/W2336648157","https://openalex.org/W2386615278","https://openalex.org/W2526849555","https://openalex.org/W2787585504","https://openalex.org/W2904995350","https://openalex.org/W3206505512","https://openalex.org/W4211022608","https://openalex.org/W4255593206","https://openalex.org/W4318256979","https://openalex.org/W4367050909"],"related_works":["https://openalex.org/W2037416628","https://openalex.org/W2073725000","https://openalex.org/W2789752821","https://openalex.org/W2205502757","https://openalex.org/W1972268475","https://openalex.org/W2235483886","https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W3183044703","https://openalex.org/W2076431810"],"abstract_inverted_index":{"Interposer-based":[0],"multi-die":[1],"FPGAs":[2],"comprise":[3],"multiple":[4],"dies":[5],"interconnected":[6],"externally":[7],"via":[8],"wires,":[9],"enabling":[10],"the":[11,27,54,59],"creation":[12],"of":[13,31,56],"FPGA":[14],"systems":[15],"with":[16],"greater":[17],"capacity.":[18],"These":[19,43],"external":[20],"connections":[21],"are":[22],"fewer":[23],"in":[24],"number":[25],"than":[26],"internal":[28],"interconnection":[29],"network":[30],"a":[32],"die":[33,60],"and":[34,41,48],"they":[35],"also":[36],"contribute":[37],"to":[38,51],"increased":[39],"delay":[40],"wirelength.":[42],"architectural":[44],"shifts":[45],"necessitate":[46],"placement":[47],"routing":[49],"tools":[50],"strategically":[52],"reduce":[53],"count":[55],"signals":[57],"at":[58],"boundary.":[61]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}