{"id":"https://openalex.org/W4391857786","doi":"https://doi.org/10.1145/3632409.3632838","title":"On the Interconnection Complexity vs Size Trade-off in Circuit Graphs","display_name":"On the Interconnection Complexity vs Size Trade-off in Circuit Graphs","publication_year":2023,"publication_date":"2023-11-02","ids":{"openalex":"https://openalex.org/W4391857786","doi":"https://doi.org/10.1145/3632409.3632838"},"language":"en","primary_location":{"id":"doi:10.1145/3632409.3632838","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3632838","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632838","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632838","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093937574","display_name":"Marieke Louage","orcid":"https://orcid.org/0009-0002-2569-0944"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Marieke Louage","raw_affiliation_strings":["ELIS, Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0009-0002-2569-0944","affiliations":[{"raw_affiliation_string":"ELIS, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002664579","display_name":"Muhammad Mazher Iqbal","orcid":"https://orcid.org/0000-0002-2421-8456"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Muhammad Mazher Iqbal","raw_affiliation_strings":["ELIS, Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-2421-8456","affiliations":[{"raw_affiliation_string":"ELIS, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["ELIS, Ghent University, Ghent, Belgium"],"raw_orcid":"https://orcid.org/0000-0002-4477-5313","affiliations":[{"raw_affiliation_string":"ELIS, Ghent University, Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1227,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48146478,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7758196592330933},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5579556226730347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40493297576904297},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3109411597251892}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7758196592330933},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5579556226730347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40493297576904297},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3109411597251892}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3632409.3632838","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3632838","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632838","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3632409.3632838","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3632409.3632838","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3632409.3632838","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 ACM International Workshop on System-Level Interconnect Pathfinding","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4391857786.pdf","grobid_xml":"https://content.openalex.org/works/W4391857786.grobid-xml"},"referenced_works_count":12,"referenced_works":["https://openalex.org/W1568029617","https://openalex.org/W1590243758","https://openalex.org/W1966573088","https://openalex.org/W1970296212","https://openalex.org/W2015540924","https://openalex.org/W2023428606","https://openalex.org/W2048582679","https://openalex.org/W2099927598","https://openalex.org/W2121263056","https://openalex.org/W2944851644","https://openalex.org/W3033033241","https://openalex.org/W4231151455"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2155019192","https://openalex.org/W2390279801","https://openalex.org/W2014709025","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4249035840","https://openalex.org/W2766970861","https://openalex.org/W2382290278"],"abstract_inverted_index":{"Electronic":[0],"Design":[1],"Automation":[2],"(EDA)":[3],"for":[4,214,252,272],"Field":[5],"Programmable":[6],"Gate":[7],"Arrays":[8],"(FPGAs)":[9],"strives":[10],"to":[11,47,64,123,186],"optimize":[12],"the":[13,44,73,94,140,170,192,205,221,239,270],"timing":[14],"properties":[15],"of":[16,89,110,142,194,208,223,242,261],"physical":[17,29,50],"circuits":[18,112,266],"on":[19,84,115,149,199],"FPGAs.":[20],"The":[21,161,250],"process":[22],"involves":[23],"logic":[24],"synthesis":[25],"and":[26,41,98,132,145,166,174,267],"packing":[27],"in":[28,169,264],"synthesis,":[30],"which":[31,106],"generates":[32],"a":[33,49,86,153,212,273],"circuit":[34,58,70,104,120,187,196,217,225,245,255],"graph.":[35],"This":[36,81],"graph":[37],"is":[38,121,183,232,246],"subsequently":[39],"placed":[40],"routed":[42],"onto":[43],"FPGA":[45,265],"architecture":[46],"create":[48],"circuit.":[51],"Researchers":[52],"have":[53],"demonstrated":[54],"that":[55,180,238],"merely":[56],"minimizing":[57],"size":[59,71,97,127,143,173],"does":[60],"not":[61],"necessarily":[62],"lead":[63],"an":[65,108,243],"optimal":[66],"wirelength.":[67],"Namely,":[68],"as":[69,211],"decreases":[72],"interconnection":[74,99,129,146,175,181,262],"complexity":[75,100,130,147,182,231,240],"can":[76],"(and":[77],"normally":[78],"does)":[79],"increase.":[80],"work":[82],"focuses":[83],"gaining":[85],"better":[87],"understanding":[88,220,260],"this":[90],"phenomenon.":[91],"We":[92,203,236],"investigate":[93],"trade-off":[95],"between":[96,172],"by":[101,151,234],"examining":[102],"ideal":[103,119,195,216,224,244,254],"graphs":[105,113,197,226,256],"are":[107],"abstraction":[109],"real":[111],"based":[114,198],"Rent's":[116,209],"rule.":[117],"An":[118],"reduced":[122],"only":[124],"three":[125,201],"parameters:":[126],"Bc,":[128],"r":[131,148,241],"terminals":[133],"per":[134],"block":[135],"K.":[136],"First":[137],"we":[138,190],"study":[139],"effect":[141],"Bc":[144],"wirelength":[150,158],"making":[152],"visual":[154,163],"representation":[155],"with":[156],"Donath's":[157],"prediction":[159],"method.":[160],"created":[162],"clearly":[164],"exposes":[165],"provides":[167],"insight":[168],"tradeoff":[171],"complexity.":[176],"Furthermore,":[177],"it":[178,227],"shows":[179],"limited":[184],"subject":[185],"size.":[188,235],"Second,":[189],"derive":[191],"shape":[193],"its":[200],"parameters.":[202],"use":[204],"hypervolume-hyperarea":[206],"interpretation":[207],"rule":[210],"basis":[213,271],"constructing":[215],"graphs.":[218],"In":[219],"structure":[222,263],"becomes":[228],"clear":[229],"why":[230],"bound":[233],"find":[237],"lower":[247],"than":[248],"log3(Bc)\u22121/log3(Bc).":[249],"model":[251],"building":[253],"enhances":[257],"our":[258],"intuitive":[259],"might":[268],"be":[269],"new":[274],"synthetic":[275],"benchmark":[276],"generation":[277],"technique.":[278]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}