{"id":"https://openalex.org/W4394586845","doi":"https://doi.org/10.1145/3631882.3631901","title":"Addressing DRAM Performance Analysis Challenges for Network-on-Chip (NoC) Design","display_name":"Addressing DRAM Performance Analysis Challenges for Network-on-Chip (NoC) Design","publication_year":2023,"publication_date":"2023-10-02","ids":{"openalex":"https://openalex.org/W4394586845","doi":"https://doi.org/10.1145/3631882.3631901"},"language":"en","primary_location":{"id":"doi:10.1145/3631882.3631901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3631882.3631901","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081542841","display_name":"Frank Schirrmeister","orcid":"https://orcid.org/0009-0002-8119-1779"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Frank Schirrmeister","raw_affiliation_strings":["Arteris, USA"],"raw_orcid":"https://orcid.org/0009-0002-8119-1779","affiliations":[{"raw_affiliation_string":"Arteris, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5095044693","display_name":"Rocco Jonack","orcid":"https://orcid.org/0009-0009-1025-6978"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rocco Jonack","raw_affiliation_strings":["Arteris, USA"],"raw_orcid":"https://orcid.org/0009-0009-1025-6978","affiliations":[{"raw_affiliation_string":"Arteris, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087710128","display_name":"Michael Frank","orcid":"https://orcid.org/0009-0004-5963-2165"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Michael Frank","raw_affiliation_strings":["Arteris, USA"],"raw_orcid":"https://orcid.org/0009-0004-5963-2165","affiliations":[{"raw_affiliation_string":"Arteris, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31163551,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8765435218811035},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6901305317878723},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.680506706237793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6167830228805542},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.586205005645752},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4911606013774872},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42209166288375854},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41232678294181824},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3236341178417206},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18722614645957947},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09051632881164551}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8765435218811035},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6901305317878723},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.680506706237793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6167830228805542},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.586205005645752},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4911606013774872},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42209166288375854},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41232678294181824},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3236341178417206},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18722614645957947},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09051632881164551}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3631882.3631901","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3631882.3631901","pdf_url":null,"source":{"id":"https://openalex.org/S4306524191","display_name":"Proceedings of the International Symposium on Memory Systems","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1944814515","https://openalex.org/W2111309226","https://openalex.org/W4221013715"],"related_works":["https://openalex.org/W2135981148","https://openalex.org/W2065289416","https://openalex.org/W2388672758","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W2017236304","https://openalex.org/W4230458348","https://openalex.org/W3117657225","https://openalex.org/W3198758847","https://openalex.org/W2096946389"],"abstract_inverted_index":{"Modern":[0],"System-on-Chip":[1],"(SoC)":[2],"architectures":[3],"and":[4,9,13,22,47,59],"chiplet-based":[5],"designs":[6],"often":[7],"re-use":[8],"connect":[10],"100\u2019s":[11],"computing":[12],"interface":[14],"blocks,":[15],"some":[16],"of":[17,39],"which":[18],"will":[19],"share":[20],"caches":[21],"external":[23],"memories":[24],"in":[25,56],"a":[26,53,71],"cache-coherent":[27],"fashion.":[28],"Network-on-chip":[29],"(NoC)":[30],"implementations":[31],"can":[32],"take":[33],"up":[34],"10":[35],"to":[36,63],"12":[37],"%":[38],"chip":[40],"area,":[41],"significantly":[42],"impacting":[43],"performance,":[44,58],"power":[45],"consumption,":[46],"cost":[48],"[1].":[49],"DRAM":[50],"performance":[51],"plays":[52],"significant":[54],"role":[55],"system":[57],"its":[60],"impact":[61],"needs":[62],"be":[64],"understood":[65],"as":[66,68],"early":[67],"possible":[69],"during":[70],"design":[72],"flow.":[73]},"counts_by_year":[],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}