{"id":"https://openalex.org/W4393578933","doi":"https://doi.org/10.1145/3626202.3637606","title":"Hermes: Enhancing Extensibility in High-Level Synthesis through Multi-Level IRs","display_name":"Hermes: Enhancing Extensibility in High-Level Synthesis through Multi-Level IRs","publication_year":2024,"publication_date":"2024-04-01","ids":{"openalex":"https://openalex.org/W4393578933","doi":"https://doi.org/10.1145/3626202.3637606"},"language":"en","primary_location":{"id":"doi:10.1145/3626202.3637606","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3626202.3637606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013932579","display_name":"Ruifan Xu","orcid":"https://orcid.org/0000-0001-7241-9802"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ruifan Xu","raw_affiliation_strings":["Peking Univerisity, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking Univerisity, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102903802","display_name":"Jin Luo","orcid":"https://orcid.org/0000-0003-1628-0505"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jin Luo","raw_affiliation_strings":["Peking Univerisity, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking Univerisity, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100604860","display_name":"Yun Liang","orcid":"https://orcid.org/0000-0002-9076-7998"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Liang","raw_affiliation_strings":["Peking Univerisity, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking Univerisity, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013932579"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03498021,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8774871826171875},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.8526328206062317},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8021673560142517},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7948063015937805},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7422670125961304},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6710039377212524},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.6292136311531067},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5202580690383911},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.43240320682525635},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4190274775028229},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4127788543701172},{"id":"https://openalex.org/keywords/high-level-programming-language","display_name":"High-level programming language","score":0.41259509325027466},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35028964281082153},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.32376962900161743},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17555272579193115},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.07791885733604431}],"concepts":[{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8774871826171875},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.8526328206062317},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8021673560142517},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7948063015937805},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7422670125961304},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6710039377212524},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.6292136311531067},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5202580690383911},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.43240320682525635},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4190274775028229},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4127788543701172},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.41259509325027466},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35028964281082153},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.32376962900161743},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17555272579193115},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.07791885733604431},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3626202.3637606","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3626202.3637606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W4281926497","https://openalex.org/W2197466303","https://openalex.org/W3022794856","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2081132365","https://openalex.org/W2780978152"],"abstract_inverted_index":{"Field-Programmable":[0],"Gate":[1],"Arrays":[2],"(FPGAs)":[3],"have":[4],"become":[5],"integral":[6],"components":[7],"in":[8,29],"diverse":[9],"application":[10],"domains":[11],"due":[12],"to":[13],"their":[14,32],"adaptability":[15],"and":[16,67],"reconfigurable":[17],"capabilities.":[18],"However,":[19],"the":[20],"intricate":[21],"nature":[22],"of":[23],"FPGA":[24,44],"programming":[25,56],"poses":[26],"significant":[27],"challenges":[28],"efficiently":[30],"harnessing":[31],"potential.":[33],"High-Level":[34],"Synthesis":[35],"(HLS)":[36],"has":[37],"emerged":[38],"as":[39],"a":[40],"promising":[41],"approach,":[42],"simplifying":[43],"development":[45],"by":[46],"automating":[47],"Register":[48],"Transfer":[49],"Level":[50],"(RTL)":[51],"code":[52],"generation":[53],"from":[54],"high-level":[55],"models.":[57],"Yet,":[58],"existing":[59],"HLS":[60],"tools":[61],"often":[62],"lack":[63],"extensibility,":[64],"hindering":[65],"optimization":[66],"design":[68],"portability.":[69]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}