{"id":"https://openalex.org/W4393576218","doi":"https://doi.org/10.1145/3626202.3637580","title":"DynaRapid: From C to FPGA in a Few Seconds","display_name":"DynaRapid: From C to FPGA in a Few Seconds","publication_year":2024,"publication_date":"2024-04-01","ids":{"openalex":"https://openalex.org/W4393576218","doi":"https://doi.org/10.1145/3626202.3637580"},"language":"en","primary_location":{"id":"doi:10.1145/3626202.3637580","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3626202.3637580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050028045","display_name":"Andrea Guerrieri","orcid":"https://orcid.org/0000-0002-2104-7452"},"institutions":[{"id":"https://openalex.org/I4210129267","display_name":"HES-SO Valais-Wallis","ror":"https://ror.org/03r5zec51","country_code":"CH","type":"education","lineage":["https://openalex.org/I173439891","https://openalex.org/I4210129267"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andrea Guerrieri","raw_affiliation_strings":["EPFL & HES-SO Valais-Wallis, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-2104-7452","affiliations":[{"raw_affiliation_string":"EPFL & HES-SO Valais-Wallis, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864","https://openalex.org/I4210129267"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094333201","display_name":"Srijeet Guha","orcid":"https://orcid.org/0009-0005-9304-9237"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Srijeet Guha","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0009-0005-9304-9237","affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030147096","display_name":"Lana Josipovi\u0107","orcid":"https://orcid.org/0000-0001-6659-8533"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lana Josipovic","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-6659-8533","affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["EPFL, Lausanne, Switzerland"],"raw_orcid":"https://orcid.org/0000-0002-6142-7345","affiliations":[{"raw_affiliation_string":"EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.443,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.54682067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"40","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8119741082191467},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.796140193939209},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7681490778923035},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6640115976333618},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.607073187828064},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5705362558364868},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5319894552230835},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.45573529601097107},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.45032799243927},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.43865180015563965},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.437890887260437},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37736812233924866},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24557587504386902}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8119741082191467},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.796140193939209},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7681490778923035},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6640115976333618},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.607073187828064},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5705362558364868},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5319894552230835},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.45573529601097107},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.45032799243927},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.43865180015563965},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.437890887260437},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37736812233924866},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24557587504386902},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3626202.3637580","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3626202.3637580","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:hesso.tind.io:14825","is_oa":false,"landing_page_url":"http://arodes.hes-so.ch/record/14825","pdf_url":null,"source":{"id":"https://openalex.org/S4306402432","display_name":"ArODES (HES-SO (https://www.hes-so.ch/))","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210088449","host_organization_name":"HES-SO Gen\u00e8ve","host_organization_lineage":["https://openalex.org/I4210088449"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://arodes.hes-so.ch/record/14825","raw_type":"Text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2052231622","https://openalex.org/W2887983008","https://openalex.org/W2999668243","https://openalex.org/W2091330445","https://openalex.org/W2045545092","https://openalex.org/W2276389599","https://openalex.org/W4292829262","https://openalex.org/W4385309418","https://openalex.org/W2030503305","https://openalex.org/W2542684176"],"abstract_inverted_index":{"Advancements":[0],"in":[1,95,148],"design":[2,19],"automation":[3],"technologies,":[4],"such":[5],"as":[6],"high-level":[7],"synthesis":[8],"(HLS),":[9],"have":[10],"raised":[11],"the":[12,18,31,71,74,78,108,117,125,135],"input":[13],"abstraction":[14],"level":[15],"and":[16,77,121],"made":[17],"entry":[20],"process":[21,34,138],"for":[22,35,103],"FPGAs":[23,39],"more":[24,42],"friendly":[25],"to":[26,45,67,70,141,152],"software":[27,46,49],"programmers.":[28],"In":[29,82],"contrast,":[30],"backend":[32],"compilation":[33,51,59,91],"implementing":[36],"designs":[37,102],"on":[38],"is":[40],"considerably":[41],"lengthy":[43],"compared":[44,151],"compilation.":[47],"While":[48],"code":[50],"may":[52],"take":[53],"just":[54],"a":[55,88,96,153],"few":[56],"seconds,":[57],"FPGA":[58],"times":[60],"can":[61],"often":[62],"span":[63],"from":[64],"several":[65],"minutes":[66],"hours":[68],"due":[69],"complexity":[72],"of":[73,98,112,146],"underlying":[75],"toolchain":[76],"ever-growing":[79],"device":[80],"capacity.":[81],"this":[83],"paper,":[84],"we":[85],"present":[86],"DynaRapid,":[87],"very":[89],"fast":[90],"tool":[92,119],"that":[93],"generates":[94],"matter":[97],"seconds":[99],"fully-legal":[100],"placed-and-routed":[101],"commercial":[104,155],"FPGAs.":[105],"We":[106],"leverage":[107],"inherently":[109],"modular":[110],"nature":[111],"dataflow":[113],"circuits":[114],"created":[115],"by":[116,130,139],"HLS":[118],"Dynamatic":[120],"combine":[122],"it":[123],"with":[124,143],"implementation":[126,137,157],"manipulation":[127],"capabilities":[128],"provided":[129],"RapidWright.":[131],"Our":[132],"approach":[133],"accelerates":[134],"C-to-FPGA":[136],"up":[140],"33\u00d7":[142],"only":[144],"20%":[145],"degradation":[147],"operating":[149],"frequency":[150],"conventional":[154],"off-the-shelf":[156],"flow.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}