{"id":"https://openalex.org/W4393576618","doi":"https://doi.org/10.1145/3626202.3637561","title":"Cement: Streamlining FPGA Hardware Design with Cycle-Deterministic eHDL and Synthesis","display_name":"Cement: Streamlining FPGA Hardware Design with Cycle-Deterministic eHDL and Synthesis","publication_year":2024,"publication_date":"2024-04-01","ids":{"openalex":"https://openalex.org/W4393576618","doi":"https://doi.org/10.1145/3626202.3637561"},"language":"en","primary_location":{"id":"doi:10.1145/3626202.3637561","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626202.3637561","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637561","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637561","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020227581","display_name":"Youwei Xiao","orcid":"https://orcid.org/0000-0002-3636-3685"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Youwei Xiao","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048422590","display_name":"Zizhang Luo","orcid":"https://orcid.org/0000-0002-7276-2317"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zizhang Luo","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000718123","display_name":"Kexing Zhou","orcid":"https://orcid.org/0000-0001-7635-3425"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kexing Zhou","raw_affiliation_strings":["Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100604860","display_name":"Yun Liang","orcid":"https://orcid.org/0000-0002-9076-7998"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yun Liang","raw_affiliation_strings":["School of Integrated Circuits, Peking University & Advanced Innovation Center for Integrated Circuits, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University & Advanced Innovation Center for Integrated Circuits, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020227581"],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":4.3255,"has_fulltext":true,"cited_by_count":9,"citation_normalized_percentile":{"value":0.95368526,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"211","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7957330942153931},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7783867120742798},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5921134352684021},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5817505121231079},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5671321153640747},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5613958835601807},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.5392436385154724},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.49277904629707336},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4784310460090637},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4612423777580261},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.44181931018829346},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39238300919532776},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3187884986400604}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7957330942153931},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7783867120742798},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5921134352684021},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5817505121231079},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5671321153640747},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5613958835601807},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.5392436385154724},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.49277904629707336},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4784310460090637},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4612423777580261},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.44181931018829346},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39238300919532776},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3187884986400604},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3626202.3637561","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626202.3637561","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637561","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3626202.3637561","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626202.3637561","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637561","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5799999833106995,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[{"id":"https://openalex.org/G1004804915","display_name":null,"funder_award_id":"T2325001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G1023919524","display_name":null,"funder_award_id":", Grant","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G1169248078","display_name":null,"funder_award_id":"T2293701","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2087396116","display_name":null,"funder_award_id":"China","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3085993365","display_name":null,"funder_award_id":"(Grant No.","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3317480652","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7726157001","display_name":null,"funder_award_id":"Grant No.","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G942610218","display_name":null,"funder_award_id":"T2293700","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4393576618.pdf","grobid_xml":"https://content.openalex.org/works/W4393576618.grobid-xml"},"referenced_works_count":45,"referenced_works":["https://openalex.org/W1980208272","https://openalex.org/W1983394510","https://openalex.org/W2018055497","https://openalex.org/W2059895047","https://openalex.org/W2079751107","https://openalex.org/W2160323811","https://openalex.org/W2168113051","https://openalex.org/W2466242877","https://openalex.org/W2544002786","https://openalex.org/W2606722458","https://openalex.org/W2607067159","https://openalex.org/W2610592684","https://openalex.org/W2624868339","https://openalex.org/W2753285289","https://openalex.org/W2798482398","https://openalex.org/W2899644485","https://openalex.org/W2899691047","https://openalex.org/W2906737788","https://openalex.org/W3011239338","https://openalex.org/W3033144124","https://openalex.org/W3033189783","https://openalex.org/W3033414614","https://openalex.org/W3033664232","https://openalex.org/W3092300766","https://openalex.org/W3112630515","https://openalex.org/W3130920634","https://openalex.org/W3155384757","https://openalex.org/W3199934250","https://openalex.org/W3212403328","https://openalex.org/W3212867926","https://openalex.org/W3213528054","https://openalex.org/W4200197440","https://openalex.org/W4211118386","https://openalex.org/W4211147898","https://openalex.org/W4240172596","https://openalex.org/W4241202945","https://openalex.org/W4242577057","https://openalex.org/W4293023583","https://openalex.org/W4293025825","https://openalex.org/W4312121094","https://openalex.org/W4318541655","https://openalex.org/W4360831809","https://openalex.org/W4366850868","https://openalex.org/W4386763501","https://openalex.org/W4389491860"],"related_works":["https://openalex.org/W2427933582","https://openalex.org/W2531450434","https://openalex.org/W1984744919","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W2121863986","https://openalex.org/W2075164989","https://openalex.org/W2901324294","https://openalex.org/W3009812692"],"abstract_inverted_index":{"Field-programmable":[0],"gate":[1],"arrays":[2],"(FPGAs)":[3],"provide":[4,35],"opportunities":[5],"for":[6,31,48,98,145,197],"adopting":[7],"cutting-edge":[8],"microarchitectural":[9],"technologies":[10],"to":[11,19,34,66,74,86,158,191,216],"accelerate":[12],"emerging":[13],"applications.":[14],"However,":[15,78],"it":[16,79],"remains":[17],"challenging":[18],"program":[20],"FPGAs.":[21,198],"On":[22,58],"one":[23],"hand,":[24,61],"hardware":[25,43,72,121,160,187],"description":[26],"languages":[27,95],"(HDLs),":[28],"although":[29],"lauded":[30],"their":[32,49,102],"ability":[33],"circuit":[36],"representations":[37],"that":[38,179,201],"closely":[39],"mimic":[40],"the":[41,59,68,75,129,136,182,186],"inherent":[42,50],"structures,":[44],"have":[45,101],"been":[46],"criticized":[47],"shortcomings,":[51],"including":[52],"low-level":[53],"programming":[54,100,143],"and":[55,91,112,135,188,211],"poor":[56],"productivity.":[57],"other":[60],"high-level":[62],"synthesis":[63,190],"(HLS)":[64],"attempts":[65],"raise":[67],"abstraction":[69,167],"level":[70,165],"of":[71,105,110,166,185,225,235],"design":[73,122],"software":[76,90],"domain.":[77],"often":[80],"results":[81],"in":[82,108],"unpredictable":[83],"solutions":[84,193],"due":[85],"semantic":[87],"difference":[88],"between":[89],"hardware.":[92],"Furthermore,":[93],"domain-specific":[94],"(DSLs)":[96],"tailored":[97],"FPGA":[99],"own":[103],"set":[104],"limitations,":[106],"particularly":[107],"terms":[109],"expressiveness":[111],"flexibility.":[113],"In":[114],"this":[115],"work,":[116],"we":[117],"introduce":[118],"a":[119,141,163,175,232],"novel":[120],"framework":[123,144],"named":[124],"Cement":[125,202,226],"\\xspace,":[126,139],"which":[127],"encompasses":[128],"embedded":[130],"HDL":[131],"(eHDL)":[132],"CmtHDL":[133,147],"\\xspace":[134,148,173,203,227],"compiler":[137],"CmtC":[138,172],"providing":[140],"better":[142],"FPGA.":[146],"introduces":[149],"event-based":[150],"procedural":[151],"specification":[152],"alongside":[153],"RTL":[154],"description,":[155],"empowering":[156],"designers":[157],"describe":[159],"productively":[161],"at":[162],"higher":[164],"while":[168],"maintaining":[169],"cycle-deterministic":[170],"behavior.":[171],"provides":[174,204],"comprehensive":[176],"compilation":[177],"workflow":[178],"includes":[180],"analyzing":[181],"timing":[183],"behavior":[184],"conducting":[189],"yield":[192],"with":[194],"anticipated":[195],"performance":[196],"Experiments":[199],"show":[200],"comparable":[205],"productivity,":[206],"but":[207],"offers":[208],"1.41\\texttimes-3.49\\texttimes\\xspace":[209],"speedup,":[210],"saves":[212],"23%-82%":[213],"resources":[214],"compared":[215],"existing":[217],"HLS":[218],"or":[219],"DSL":[220],"tools.":[221],"The":[222],"practical":[223],"significance":[224],"is":[228],"further":[229],"validated":[230],"through":[231],"case":[233],"study":[234],"designing":[236],"real-world":[237],"FPGA-based":[238],"accelerators.":[239]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6}],"updated_date":"2026-04-13T07:58:08.660418","created_date":"2025-10-10T00:00:00"}