{"id":"https://openalex.org/W4393577071","doi":"https://doi.org/10.1145/3626202.3637560","title":"REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs","display_name":"REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs","publication_year":2024,"publication_date":"2024-04-01","ids":{"openalex":"https://openalex.org/W4393577071","doi":"https://doi.org/10.1145/3626202.3637560"},"language":"en","primary_location":{"id":"doi:10.1145/3626202.3637560","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626202.3637560","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637560","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637560","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077750434","display_name":"Dongjoon Park","orcid":"https://orcid.org/0000-0003-4043-0171"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongjoon Park","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4043-0171","affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 DeHon","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, PA, USA"],"raw_orcid":"https://orcid.org/0000-0001-9177-7699","affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, PA, USA","institution_ids":["https://openalex.org/I79576946"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I79576946"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"108","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.8561313152313232},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8441147804260254},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.6978683471679688},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6966105103492737},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6520203351974487},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5200302600860596},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5089523792266846},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5072705149650574},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.4723029136657715},{"id":"https://openalex.org/keywords/profiling","display_name":"Profiling (computer programming)","score":0.4672926068305969},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4614279568195343},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3835917115211487},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.31058841943740845},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26383697986602783},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2119561731815338}],"concepts":[{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.8561313152313232},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8441147804260254},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.6978683471679688},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6966105103492737},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6520203351974487},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5200302600860596},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5089523792266846},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5072705149650574},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.4723029136657715},{"id":"https://openalex.org/C187191949","wikidata":"https://www.wikidata.org/wiki/Q1138496","display_name":"Profiling (computer programming)","level":2,"score":0.4672926068305969},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4614279568195343},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3835917115211487},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31058841943740845},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26383697986602783},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2119561731815338}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3626202.3637560","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626202.3637560","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637560","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3626202.3637560","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626202.3637560","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626202.3637560","source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4393577071.pdf"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W1970296212","https://openalex.org/W2040128025","https://openalex.org/W2156347737","https://openalex.org/W2565125333","https://openalex.org/W2763060343","https://openalex.org/W2788211964","https://openalex.org/W2798084934","https://openalex.org/W2810861508","https://openalex.org/W2889669826","https://openalex.org/W2891839221","https://openalex.org/W2891946740","https://openalex.org/W2905118438","https://openalex.org/W2905187565","https://openalex.org/W2913252637","https://openalex.org/W2975468520","https://openalex.org/W3003551624","https://openalex.org/W3035653422","https://openalex.org/W3101493857","https://openalex.org/W3161630314","https://openalex.org/W3176656748","https://openalex.org/W3215210342","https://openalex.org/W4211022608","https://openalex.org/W4214669391","https://openalex.org/W4308083582","https://openalex.org/W4311839720","https://openalex.org/W4320891761","https://openalex.org/W4367050909"],"related_works":["https://openalex.org/W1741246166","https://openalex.org/W1508949720","https://openalex.org/W1855080238","https://openalex.org/W2890557332","https://openalex.org/W3048824278","https://openalex.org/W2077629192","https://openalex.org/W2037960874","https://openalex.org/W1973069902","https://openalex.org/W2269990635","https://openalex.org/W4234221021"],"abstract_inverted_index":{"FPGA":[0,37,49,96],"design":[1,20,43,135,140,151,169,189],"optimization":[2,26],"is":[3,193],"challenging":[4,54],"for":[5,7,128],"developers":[6,12,117],"two":[8],"main":[9],"reasons.":[10],"First,":[11],"cannot":[13,157],"easily":[14],"identify":[15],"a":[16,74,86,144,196],"bottleneck":[17,88,129],"of":[18,41,76,182],"the":[19,30,119,132,150,153,160,167,175,187,202],"to":[21,24,28,64,69,118,166,228],"know":[22],"where":[23,59],"focus":[25],"effort":[27],"improve":[29,70,158],"application":[31,218],"execution":[32,114],"time.":[33],"Second,":[34],"slow,":[35],"monolithic":[36,168,197,229],"compilation":[38,147,162,184],"makes":[39],"evaluation":[40],"each":[42],"change":[44],"costly.":[45],"Together,":[46],"these":[47,82],"make":[48],"development":[50,58],"different":[51],"and":[52,94,115,178],"more":[53],"than":[55],"traditional":[56],"software":[57,60],"engineers":[61],"are":[62],"accustomed":[63],"using":[65,91],"rich":[66],"profiling":[67],"tools":[68],"their":[71],"designs":[72],"through":[73],"series":[75],"quick,":[77],"incremental":[78,146],"refinements.":[79],"To":[80],"address":[81],"issues,":[83],"we":[84,164],"propose":[85],"fast":[87],"identification":[89,130],"scheme":[90,99],"runtime":[92],"feedback":[93],"separate":[95,161,183],"compilation.":[97],"Our":[98],"systematically":[100],"identifies":[101,215],"bottlenecks":[102,216],"in":[103],"streaming":[104],"computations":[105],"based":[106],"on":[107,201],"FIFO":[108],"event":[109],"counters":[110],"extracted":[111],"from":[112],"hardware":[113],"guides":[116],"operations":[120],"that":[121,155,171],"limit":[122,181],"performance.":[123],"We":[124],"showcase":[125],"our":[126,212],"support":[127],"with":[131,143,159,195,207],"fast,":[133],"automatic":[134],"space":[136],"exploration,":[137],"iterating":[138],"initial":[139],"points":[141],"quickly":[142],"separate,":[145],"strategy.":[148],"When":[149,199],"reaches":[152],"point":[154],"latency":[156,219],"approach,":[163],"migrate":[165],"flow":[170],"does":[172],"not":[173],"have":[174],"area":[176],"overhead":[177],"communication":[179],"bandwidth":[180],"approach.":[185],"Then,":[186],"remaining":[188],"space,":[190],"if":[191],"any,":[192],"explored":[194],"flow.":[198,230],"tested":[200],"AMD":[203],"ZCU102":[204],"embedded":[205],"platform":[206],"realistic":[208],"HLS":[209],"dataflow":[210],"designs,":[211],"approach":[213],"correctly":[214],"improving":[217],"2.2-12.7\u00d7":[220],"while":[221],"reducing":[222],"tuning":[223],"time":[224],"by":[225],"1.3-2.7\u00d7":[226],"compared":[227]},"counts_by_year":[{"year":2026,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}