{"id":"https://openalex.org/W4392680736","doi":"https://doi.org/10.1145/3626184.3635278","title":"Parallel and Heterogeneous Timing Analysis: Partition, Algorithm, and System","display_name":"Parallel and Heterogeneous Timing Analysis: Partition, Algorithm, and System","publication_year":2024,"publication_date":"2024-03-12","ids":{"openalex":"https://openalex.org/W4392680736","doi":"https://doi.org/10.1145/3626184.3635278"},"language":"en","primary_location":{"id":"doi:10.1145/3626184.3635278","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626184.3635278","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626184.3635278","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3626184.3635278","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088685794","display_name":"Tsung\u2010Wei Huang","orcid":"https://orcid.org/0000-0001-9768-3378"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Tsung-Wei Huang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022698284","display_name":"Boyang Zhang","orcid":"https://orcid.org/0009-0007-2008-7915"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Boyang Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048830943","display_name":"Dian-Lun Lin","orcid":"https://orcid.org/0000-0003-3075-7437"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dian-Lun Lin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011177465","display_name":"Cheng-Hsiang Chiu","orcid":"https://orcid.org/0000-0002-0406-885X"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cheng-Hsiang Chiu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Wisconsin at Madison, Madison, Wisconsin, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5088685794"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":6.8518,"has_fulltext":true,"cited_by_count":14,"citation_normalized_percentile":{"value":0.97848924,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"51","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8632509708404541},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.7397871613502502},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7132247090339661},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6055507659912109},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5731124877929688},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5460056662559509},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5387995839118958},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.4853752851486206},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4769127070903778},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4634542167186737},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.4606485664844513},{"id":"https://openalex.org/keywords/graph-partition","display_name":"Graph partition","score":0.45263564586639404},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.4337224066257477},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.37676936388015747},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35117852687835693},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08287021517753601}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8632509708404541},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.7397871613502502},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7132247090339661},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6055507659912109},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5731124877929688},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5460056662559509},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5387995839118958},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.4853752851486206},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4769127070903778},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4634542167186737},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.4606485664844513},{"id":"https://openalex.org/C48903430","wikidata":"https://www.wikidata.org/wiki/Q491370","display_name":"Graph partition","level":3,"score":0.45263564586639404},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.4337224066257477},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.37676936388015747},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35117852687835693},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08287021517753601},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3626184.3635278","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626184.3635278","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626184.3635278","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3626184.3635278","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3626184.3635278","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3626184.3635278","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2024 International Symposium on Physical Design","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G282500842","display_name":null,"funder_award_id":"2349143","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4783351329","display_name":null,"funder_award_id":"2349582","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G4788550409","display_name":null,"funder_award_id":"2349141","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6665011947","display_name":null,"funder_award_id":"2349144","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6671297155","display_name":null,"funder_award_id":"CAREER","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G848032724","display_name":null,"funder_award_id":"Science","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4392680736.pdf","grobid_xml":"https://content.openalex.org/works/W4392680736.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W2073467837","https://openalex.org/W2345178427","https://openalex.org/W2397503904","https://openalex.org/W2517896799","https://openalex.org/W2799567470","https://openalex.org/W2809413455","https://openalex.org/W2914234500","https://openalex.org/W2999326754","https://openalex.org/W3041526861","https://openalex.org/W3088721995","https://openalex.org/W3112677437","https://openalex.org/W3113443077","https://openalex.org/W3120604107","https://openalex.org/W3165412222","https://openalex.org/W3188917597","https://openalex.org/W3212679119","https://openalex.org/W4205834599","https://openalex.org/W4206557440","https://openalex.org/W4241791069","https://openalex.org/W4242440486","https://openalex.org/W4248769596","https://openalex.org/W4253360676","https://openalex.org/W4285506300","https://openalex.org/W4293025123","https://openalex.org/W4380607252","https://openalex.org/W4384705351","https://openalex.org/W4385585512","https://openalex.org/W4386709670","https://openalex.org/W4386763846","https://openalex.org/W4390188200","https://openalex.org/W4390189010","https://openalex.org/W6860220923"],"related_works":["https://openalex.org/W4240606930","https://openalex.org/W2494130044","https://openalex.org/W1972271823","https://openalex.org/W2003935582","https://openalex.org/W1501159154","https://openalex.org/W4399872414","https://openalex.org/W2950520577","https://openalex.org/W74409296","https://openalex.org/W2040503315","https://openalex.org/W2177166030"],"abstract_inverted_index":{"Static":[0],"timing":[1,18],"analysis":[2],"(STA)":[3],"is":[4,32],"an":[5,33],"integral":[6],"part":[7],"in":[8],"the":[9,16,25,38],"overall":[10],"design":[11],"flow":[12],"because":[13],"it":[14],"verifies":[15],"expected":[17],"behaviors":[19],"of":[20,40,80],"a":[21,98],"circuit.":[22],"However,":[23],"as":[24],"circuit":[26],"complexity":[27],"continues":[28],"to":[29,87,102,106],"enlarge,":[30],"there":[31],"increasing":[34],"need":[35],"for":[36],"enhancing":[37],"performance":[39,85],"existing":[41],"STA":[42,67,88],"algorithms":[43],"using":[44],"emerging":[45],"heterogeneous":[46],"parallelism":[47],"that":[48],"comprises":[49],"manycore":[50],"central":[51],"processing":[52,57],"units":[53,58],"(CPUs)":[54],"and":[55,75],"graphics":[56],"(GPUs).":[59],"In":[60],"this":[61],"paper,":[62],"we":[63,95],"introduce":[64,97],"several":[65],"state-of-the-art":[66],"techniques,":[68],"including":[69],"task-based":[70],"parallelism,":[71],"task":[72],"graph":[73],"partition,":[74],"GPU":[76],"kernel":[77],"algorithms,":[78],"all":[79],"which":[81],"have":[82],"brought":[83],"significant":[84],"benefits":[86],"applications.":[89,111],"Motivated":[90],"by":[91],"these":[92],"successful":[93],"results,":[94],"will":[96],"task-parallel":[99],"programming":[100],"system":[101],"generalize":[103],"our":[104],"solutions":[105],"benefit":[107],"broader":[108],"scientific":[109],"computing":[110]},"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":5}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}