{"id":"https://openalex.org/W4388561563","doi":"https://doi.org/10.1145/3624062.3624543","title":"Stencil-HMLS: A multi-layered approach to the automatic optimisation of stencil codes on FPGA","display_name":"Stencil-HMLS: A multi-layered approach to the automatic optimisation of stencil codes on FPGA","publication_year":2023,"publication_date":"2023-11-10","ids":{"openalex":"https://openalex.org/W4388561563","doi":"https://doi.org/10.1145/3624062.3624543"},"language":"en","primary_location":{"id":"doi:10.1145/3624062.3624543","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3624062.3624543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the SC '23 Workshops of the International Conference on High Performance Computing, Network, Storage, and Analysis","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.research.ed.ac.uk/files/430677099/2310.01914v1.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040401721","display_name":"Gabriel Rodriguez\u2010Canal","orcid":"https://orcid.org/0009-0005-0511-3922"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Gabriel Rodriguez-Canal","raw_affiliation_strings":["The University of Edinburgh, United Kingdom and Edinburgh Parallel Computing Centre (EPCC), United Kingdom"],"raw_orcid":"https://orcid.org/0009-0005-0511-3922","affiliations":[{"raw_affiliation_string":"The University of Edinburgh, United Kingdom and Edinburgh Parallel Computing Centre (EPCC), United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046877321","display_name":"Nick Brown","orcid":"https://orcid.org/0000-0003-2925-7275"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nick Brown","raw_affiliation_strings":["The University of Edinburgh, United Kingdom and Edinburgh Parallel Computing Centre (EPCC), United Kingdom"],"raw_orcid":"https://orcid.org/0000-0003-2925-7275","affiliations":[{"raw_affiliation_string":"The University of Edinburgh, United Kingdom and Edinburgh Parallel Computing Centre (EPCC), United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040410390","display_name":"Maurice Jamieson","orcid":"https://orcid.org/0000-0003-1626-4871"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Maurice Jamieson","raw_affiliation_strings":["The University of Edinburgh, United Kingdom and Edinburgh Parallel Computing Centre (EPCC), United Kingdom"],"raw_orcid":"https://orcid.org/0000-0003-1626-4871","affiliations":[{"raw_affiliation_string":"The University of Edinburgh, United Kingdom and Edinburgh Parallel Computing Centre (EPCC), United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092672043","display_name":"Emilien Bauer","orcid":"https://orcid.org/0009-0006-8028-3064"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Emilien Bauer","raw_affiliation_strings":["The University of Edinburgh, United Kingdom"],"raw_orcid":"https://orcid.org/0009-0006-8028-3064","affiliations":[{"raw_affiliation_string":"The University of Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092672044","display_name":"Anton Lydike","orcid":"https://orcid.org/0009-0001-9389-8512"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Anton Lydike","raw_affiliation_strings":["The University of Edinburgh, United Kingdom"],"raw_orcid":"https://orcid.org/0009-0001-9389-8512","affiliations":[{"raw_affiliation_string":"The University of Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055618037","display_name":"Tobias Grosser","orcid":"https://orcid.org/0000-0003-3874-6003"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Tobias Grosser","raw_affiliation_strings":["The University of Edinburgh, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0003-3874-6003","affiliations":[{"raw_affiliation_string":"The University of Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5040401721"],"corresponding_institution_ids":["https://openalex.org/I98677209"],"apc_list":null,"apc_paid":null,"fwci":1.1848,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77913176,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"556","last_page":"565"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8271401524543762},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.8065112829208374},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.8039793968200684},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8012791275978088},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6394386291503906},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5857330560684204},{"id":"https://openalex.org/keywords/structuring","display_name":"Structuring","score":0.5549623370170593},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5173836946487427},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.494473934173584},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42916348576545715},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2256506383419037},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.21736690402030945}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8271401524543762},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.8065112829208374},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.8039793968200684},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8012791275978088},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6394386291503906},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5857330560684204},{"id":"https://openalex.org/C2775945657","wikidata":"https://www.wikidata.org/wiki/Q381442","display_name":"Structuring","level":2,"score":0.5549623370170593},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5173836946487427},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.494473934173584},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42916348576545715},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2256506383419037},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.21736690402030945},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3624062.3624543","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3624062.3624543","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the SC '23 Workshops of the International Conference on High Performance Computing, Network, Storage, and Analysis","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/dfe79ada-0824-41f3-ba30-3e6cc919ad00","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/dfe79ada-0824-41f3-ba30-3e6cc919ad00","pdf_url":"https://www.research.ed.ac.uk/files/430677099/2310.01914v1.pdf","source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rodriguez-Canal, G, Brown, N, Jamieson, M, Bauer, E, Lydike, A & Grosser, T 2023, Stencil-HMLS : A multi-layered approach to the automatic optimisation of stencil codes on FPGA. in Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis. pp. 556-565, 2023 International Conference on High Performance Computing, Network, Storage, and Analysis, Denver, Colorado, United States, 12/11/23. https://doi.org/10.1145/3624062.3624543","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/dfe79ada-0824-41f3-ba30-3e6cc919ad00","is_oa":true,"landing_page_url":"https://hdl.handle.net/20.500.11820/dfe79ada-0824-41f3-ba30-3e6cc919ad00","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rodriguez-Canal, G, Brown, N, Jamieson, M, Bauer, E, Lydike, A & Grosser, T 2023, Stencil-HMLS : A multi-layered approach to the automatic optimisation of stencil codes on FPGA. in Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis. pp. 556-565, 2023 International Conference on High Performance Computing, Network, Storage, and Analysis, Denver, Colorado, United States, 12/11/23. https://doi.org/10.1145/3624062.3624543","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:pure.ed.ac.uk:openaire/dfe79ada-0824-41f3-ba30-3e6cc919ad00","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/dfe79ada-0824-41f3-ba30-3e6cc919ad00","pdf_url":"https://www.research.ed.ac.uk/files/430677099/2310.01914v1.pdf","source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rodriguez-Canal, G, Brown, N, Jamieson, M, Bauer, E, Lydike, A & Grosser, T 2023, Stencil-HMLS : A multi-layered approach to the automatic optimisation of stencil codes on FPGA. in Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis. pp. 556-565, 2023 International Conference on High Performance Computing, Network, Storage, and Analysis, Denver, Colorado, United States, 12/11/23. https://doi.org/10.1145/3624062.3624543","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[{"score":0.5099999904632568,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G1722066660","display_name":"DTP 2020-2021 University of Edinburgh","funder_award_id":"EP/T517884/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G5756134568","display_name":"Efficient Cross-Domain DSL Development for Exascale","funder_award_id":"EP/W007940/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4388561563.pdf","grobid_xml":"https://content.openalex.org/works/W4388561563.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W2097470759","https://openalex.org/W2108726095","https://openalex.org/W2479514080","https://openalex.org/W2788864020","https://openalex.org/W2987684178","https://openalex.org/W3092745262","https://openalex.org/W3138353446","https://openalex.org/W3175441319","https://openalex.org/W3192822454","https://openalex.org/W3212694035","https://openalex.org/W4229049196","https://openalex.org/W4281969450","https://openalex.org/W4312121047","https://openalex.org/W4313303915","https://openalex.org/W4388214723"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2139962137","https://openalex.org/W2113308450","https://openalex.org/W2340647897","https://openalex.org/W3139915793"],"abstract_inverted_index":{"The":[0],"challenges":[1],"associated":[2],"with":[3],"effectively":[4],"programming":[5],"FPGAs":[6],"have":[7],"been":[8],"a":[9],"major":[10],"blocker":[11],"in":[12],"popularising":[13],"reconfigurable":[14],"architectures":[15],"for":[16,46],"HPC":[17],"workloads.":[18],"However":[19],"new":[20,28],"compiler":[21],"technologies,":[22],"such":[23],"as":[24],"MLIR,":[25],"are":[26],"providing":[27],"capabilities":[29],"which":[30],"potentially":[31],"deliver":[32],"the":[33],"ability":[34],"to":[35],"extract":[36],"domain":[37],"specific":[38],"information":[39],"and":[40],"drive":[41],"automatic":[42],"structuring":[43],"of":[44],"codes":[45],"FPGAs.":[47]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-05-10T08:33:47.465468","created_date":"2025-10-10T00:00:00"}