{"id":"https://openalex.org/W4395106417","doi":"https://doi.org/10.1145/3620666.3655590","title":"Challenges and Opportunities for Systems Using CXL Memory","display_name":"Challenges and Opportunities for Systems Using CXL Memory","publication_year":2024,"publication_date":"2024-04-24","ids":{"openalex":"https://openalex.org/W4395106417","doi":"https://doi.org/10.1145/3620666.3655590"},"language":"en","primary_location":{"id":"doi:10.1145/3620666.3655590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3620666.3655590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004286577","display_name":"Emmett Witchel","orcid":"https://orcid.org/0000-0002-1391-2880"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Emmett Witchel","raw_affiliation_strings":["Department of Computer Science, University of Texas at Austin, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Texas at Austin, Austin, Texas, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5004286577"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":0.7326,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6956439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8072624206542969},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48408448696136475},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.48079219460487366},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.47775259613990784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46228790283203125},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4595758616924286},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4215430021286011},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4192194938659668},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4166214168071747},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40494629740715027},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3994508385658264},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20739072561264038}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8072624206542969},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48408448696136475},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.48079219460487366},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.47775259613990784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46228790283203125},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4595758616924286},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4215430021286011},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4192194938659668},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4166214168071747},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40494629740715027},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3994508385658264},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20739072561264038}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3620666.3655590","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3620666.3655590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2353146130","https://openalex.org/W2339366892","https://openalex.org/W2353073543","https://openalex.org/W1507921119","https://openalex.org/W233533876","https://openalex.org/W2150064838","https://openalex.org/W120214571"],"abstract_inverted_index":{"We":[0,42],"are":[1],"at":[2],"the":[3,6],"start":[4],"of":[5,59],"technology":[7],"cycle":[8],"for":[9,22],"compute":[10],"express":[11],"link":[12],"(CXL)":[13],"memory,":[14,65,74],"which":[15],"is":[16],"a":[17,45,47,57,67,72],"significant":[18],"opportunity":[19],"and":[20,26,66],"challenge":[21],"architecture,":[23],"operating":[24],"systems,":[25],"programming":[27],"languages.":[28],"The":[29],"3.0":[30],"CXL":[31,48],"specification":[32],"allows":[33],"multiple,":[34],"physically":[35],"attached":[36],"hosts":[37],"to":[38,76],"dynamically":[39],"share":[40],"memory.":[41],"call":[43],"such":[44],"configuration":[46,55],"pod.":[49],"Pods":[50],"provide":[51],"an":[52],"intermediate":[53],"hardware":[54],"between":[56],"network":[58],"machines,":[60],"each":[61],"with":[62,71],"their":[63],"private":[64],"shared":[68],"memory":[69],"multiprocessor":[70],"unified":[73],"accessible":[75],"all":[77],"machines.":[78]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}