{"id":"https://openalex.org/W4395073487","doi":"https://doi.org/10.1145/3620666.3651363","title":"Explainable Port Mapping Inference with Sparse Performance Counters for AMD's Zen Architectures","display_name":"Explainable Port Mapping Inference with Sparse Performance Counters for AMD's Zen Architectures","publication_year":2024,"publication_date":"2024-04-24","ids":{"openalex":"https://openalex.org/W4395073487","doi":"https://doi.org/10.1145/3620666.3651363"},"language":"en","primary_location":{"id":"doi:10.1145/3620666.3651363","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1145/3620666.3651363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072867622","display_name":"Fabian Ritter","orcid":"https://orcid.org/0000-0001-9227-0910"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Fabian Ritter","raw_affiliation_strings":["Saarland University, Saarbr\u00fccken, Germany"],"affiliations":[{"raw_affiliation_string":"Saarland University, Saarbr\u00fccken, Germany","institution_ids":["https://openalex.org/I91712215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018809145","display_name":"Sebastian Hack","orcid":"https://orcid.org/0000-0002-3387-2134"},"institutions":[{"id":"https://openalex.org/I91712215","display_name":"Saarland University","ror":"https://ror.org/01jdpyv68","country_code":"DE","type":"education","lineage":["https://openalex.org/I91712215"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Hack","raw_affiliation_strings":["Saarland University, Saarbr\u00fccken, Germany"],"affiliations":[{"raw_affiliation_string":"Saarland University, Saarbr\u00fccken, Germany","institution_ids":["https://openalex.org/I91712215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5072867622"],"corresponding_institution_ids":["https://openalex.org/I91712215"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04441041,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"317","last_page":"330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12127","display_name":"Software System Performance and Reliability","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7054716348648071},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.658431887626648},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.48364579677581787},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3407188653945923},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33117595314979553},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14110642671585083},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.08671852946281433}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7054716348648071},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.658431887626648},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.48364579677581787},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3407188653945923},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33117595314979553},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14110642671585083},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.08671852946281433}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3620666.3651363","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1145/3620666.3651363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W1517652255","https://openalex.org/W1961751213","https://openalex.org/W2158395308","https://openalex.org/W2170585292","https://openalex.org/W2725179571","https://openalex.org/W2796645376","https://openalex.org/W2888297879","https://openalex.org/W2897675008","https://openalex.org/W2985076257","https://openalex.org/W3018234428","https://openalex.org/W3096773319","https://openalex.org/W3103041597","https://openalex.org/W4220664154","https://openalex.org/W4225810502","https://openalex.org/W4233199365","https://openalex.org/W4246414996","https://openalex.org/W4282970171","https://openalex.org/W4387891338","https://openalex.org/W6681806210","https://openalex.org/W6948838225"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2753223082","https://openalex.org/W2376932109","https://openalex.org/W2001405890"],"abstract_inverted_index":{"Performance":[0],"models":[1],"are":[2,30,37],"instrumental":[3],"for":[4,27,34,41],"optimizing":[5],"performance-sensitive":[6],"code.":[7],"When":[8],"modeling":[9],"the":[10,23],"use":[11],"of":[12,15],"functional":[13],"units":[14],"out-of-order":[16],"x86-64":[17],"CPUs,":[18],"data":[19],"availability":[20],"varies":[21],"by":[22],"manufacturer:":[24],"Instruction-to-port":[25],"mappings":[26,52],"Intel's":[28],"processors":[29],"available,":[31],"whereas":[32],"information":[33],"AMD's":[35],"designs":[36],"lacking.":[38],"The":[39],"reason":[40],"this":[42],"disparity":[43],"is":[44],"that":[45,57],"standard":[46],"techniques":[47],"to":[48],"infer":[49],"exact":[50],"port":[51],"require":[53],"hardware":[54],"performance":[55],"counters":[56],"AMD":[58],"does":[59],"not":[60],"provide.":[61]},"counts_by_year":[],"updated_date":"2025-12-22T23:10:17.713674","created_date":"2025-10-10T00:00:00"}