{"id":"https://openalex.org/W4394998527","doi":"https://doi.org/10.1145/3620665.3640392","title":"SEER: Super-Optimization Explorer for High-Level Synthesis using E-graph Rewriting","display_name":"SEER: Super-Optimization Explorer for High-Level Synthesis using E-graph Rewriting","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4394998527","doi":"https://doi.org/10.1145/3620665.3640392"},"language":"en","primary_location":{"id":"doi:10.1145/3620665.3640392","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3620665.3640392","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://doi.org/10.1145/3620665.3640392","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060302344","display_name":"Jianyi Cheng","orcid":"https://orcid.org/0000-0003-2791-2555"},"institutions":[{"id":"https://openalex.org/I241749","display_name":"University of Cambridge","ror":"https://ror.org/013meh722","country_code":"GB","type":"education","lineage":["https://openalex.org/I241749"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Jianyi Cheng","raw_affiliation_strings":["Intel Corporation, London, United Kingdom","University of Cambridge, Cambridge, United Kingdom","Intel Corporation, London, United Kingdom University of Cambridge, Cambridge, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0003-2791-2555","affiliations":[{"raw_affiliation_string":"Intel Corporation, London, United Kingdom","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"University of Cambridge, Cambridge, United Kingdom","institution_ids":["https://openalex.org/I241749"]},{"raw_affiliation_string":"Intel Corporation, London, United Kingdom University of Cambridge, Cambridge, United Kingdom","institution_ids":["https://openalex.org/I4210158342","https://openalex.org/I241749"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090399866","display_name":"Samuel Coward","orcid":"https://orcid.org/0000-0002-7741-3271"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Samuel Coward","raw_affiliation_strings":["Imperial College London, London, United Kingdom","Intel Corporation, London, United Kingdom","Intel Corporation, London, United Kingdom Imperial College London, London, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-7741-3271","affiliations":[{"raw_affiliation_string":"Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Intel Corporation, London, United Kingdom","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel Corporation, London, United Kingdom Imperial College London, London, United Kingdom","institution_ids":["https://openalex.org/I4210158342","https://openalex.org/I47508984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051728690","display_name":"Lorenzo Chelini","orcid":"https://orcid.org/0000-0001-8539-2397"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lorenzo Chelini","raw_affiliation_strings":["Intel Corporation, Zurich, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-8539-2397","affiliations":[{"raw_affiliation_string":"Intel Corporation, Zurich, Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092652533","display_name":"Rafael Barbalho","orcid":"https://orcid.org/0009-0000-5106-9161"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rafael Barbalho","raw_affiliation_strings":["Intel Corporation, Folsom, California, USA"],"raw_orcid":"https://orcid.org/0009-0000-5106-9161","affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, California, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081902675","display_name":"Theo Drane","orcid":"https://orcid.org/0000-0001-6488-5440"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Theo Drane","raw_affiliation_strings":["Intel Corporation, Folsom, California, USA"],"raw_orcid":"https://orcid.org/0000-0001-6488-5440","affiliations":[{"raw_affiliation_string":"Intel Corporation, Folsom, California, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5060302344"],"corresponding_institution_ids":["https://openalex.org/I241749","https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":5.6922,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.97037959,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1029","last_page":"1044"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8225754499435425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8052942752838135},{"id":"https://openalex.org/keywords/rewriting","display_name":"Rewriting","score":0.7349245548248291},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6620121002197266},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5814906358718872},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5196253657341003},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.506241500377655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5012316703796387},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4567384421825409},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37394437193870544},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2186700403690338},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2100367248058319}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8225754499435425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8052942752838135},{"id":"https://openalex.org/C154690210","wikidata":"https://www.wikidata.org/wiki/Q1668499","display_name":"Rewriting","level":2,"score":0.7349245548248291},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6620121002197266},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5814906358718872},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5196253657341003},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.506241500377655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5012316703796387},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4567384421825409},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37394437193870544},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2186700403690338},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2100367248058319}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3620665.3640392","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3620665.3640392","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/e6d56338-e4bc-4976-9e88-04c24d9f9cd4","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/files/475754642/ChengEtalASPLOS2024SEERSuper-optimizationExplorer.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Cheng, J, Coward, S, Chelini, L, Barbalho, R & Drane, T 2024, SEER : Super-optimization explorer for high-level synthesis using e-graph rewriting. in Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. vol. 2, pp. 1029-1044, 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, San Diego, California, United States, 27/04/24. https://doi.org/10.1145/3620665.3640392","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/e6d56338-e4bc-4976-9e88-04c24d9f9cd4","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/e6d56338-e4bc-4976-9e88-04c24d9f9cd4","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Cheng, J, Coward, S, Chelini, L, Barbalho, R & Drane, T 2024, SEER : Super-optimization explorer for high-level synthesis using e-graph rewriting. in Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems. vol. 2, pp. 1029-1044, 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, San Diego, California, United States, 27/04/24. https://doi.org/10.1145/3620665.3640392","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"doi:10.1145/3620665.3640392","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3620665.3640392","pdf_url":null,"source":null,"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W245060393","https://openalex.org/W1552077729","https://openalex.org/W1978583881","https://openalex.org/W2012114780","https://openalex.org/W2022933053","https://openalex.org/W2034030091","https://openalex.org/W2071189607","https://openalex.org/W2077115703","https://openalex.org/W2138209363","https://openalex.org/W2140669431","https://openalex.org/W2147623728","https://openalex.org/W2149234156","https://openalex.org/W2152397470","https://openalex.org/W2340222647","https://openalex.org/W2469322671","https://openalex.org/W2594903377","https://openalex.org/W2783614532","https://openalex.org/W2790678706","https://openalex.org/W2901213425","https://openalex.org/W2906737788","https://openalex.org/W2951841630","https://openalex.org/W2975468520","https://openalex.org/W3007236544","https://openalex.org/W3089476745","https://openalex.org/W3099525000","https://openalex.org/W3117137355","https://openalex.org/W3120853372","https://openalex.org/W3122286897","https://openalex.org/W3153044352","https://openalex.org/W3163649573","https://openalex.org/W3205717712","https://openalex.org/W3207460439","https://openalex.org/W3211485653","https://openalex.org/W4214638978","https://openalex.org/W4229049196","https://openalex.org/W4237689800","https://openalex.org/W4239489018","https://openalex.org/W4242955624","https://openalex.org/W4246166885","https://openalex.org/W4253068647","https://openalex.org/W4282032146","https://openalex.org/W4286850646","https://openalex.org/W4312288277","https://openalex.org/W4321637375","https://openalex.org/W4379522272","https://openalex.org/W4386763476","https://openalex.org/W6723185222","https://openalex.org/W6842616249"],"related_works":["https://openalex.org/W2120204135","https://openalex.org/W2139396251","https://openalex.org/W1796293478","https://openalex.org/W1577544887","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W2000188956","https://openalex.org/W1973862904","https://openalex.org/W181593118","https://openalex.org/W2077870657"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1],"(HLS)":[2],"is":[3,41],"a":[4,9,13,17,32],"process":[5],"that":[6],"automatically":[7],"translates":[8],"software":[10],"program":[11],"in":[12],"high-level":[14],"language":[15],"into":[16],"low-level":[18],"hardware":[19,23,52],"description.":[20],"However,":[21],"the":[22,43],"designs":[24],"produced":[25],"by":[26],"HLS":[27,45],"tools":[28],"still":[29,48],"suffer":[30],"from":[31],"significant":[33],"performance":[34],"gap":[35],"compared":[36],"to":[37],"manual":[38],"implementations.":[39],"This":[40],"because":[42],"input":[44],"programs":[46],"must":[47],"be":[49],"written":[50],"using":[51],"design":[53],"principles.":[54]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}