{"id":"https://openalex.org/W4386746087","doi":"https://doi.org/10.1145/3617837","title":"ExHiPR: Extended High-Level Partial Reconfiguration for Fast Incremental FPGA Compilation","display_name":"ExHiPR: Extended High-Level Partial Reconfiguration for Fast Incremental FPGA Compilation","publication_year":2023,"publication_date":"2023-09-14","ids":{"openalex":"https://openalex.org/W4386746087","doi":"https://doi.org/10.1145/3617837"},"language":"en","primary_location":{"id":"doi:10.1145/3617837","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3617837","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3617837","source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3617837","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078819157","display_name":"Yuanlong Xiao","orcid":"https://orcid.org/0000-0002-3749-2729"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]},{"id":"https://openalex.org/I922845939","display_name":"Philadelphia University","ror":"https://ror.org/03zzmyz63","country_code":"US","type":"education","lineage":["https://openalex.org/I922845939"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuanlong Xiao","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, USA"],"raw_orcid":"https://orcid.org/0000-0002-3749-2729","affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, USA","institution_ids":["https://openalex.org/I79576946","https://openalex.org/I922845939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077750434","display_name":"Dongjoon Park","orcid":"https://orcid.org/0000-0003-4043-0171"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]},{"id":"https://openalex.org/I922845939","display_name":"Philadelphia University","ror":"https://ror.org/03zzmyz63","country_code":"US","type":"education","lineage":["https://openalex.org/I922845939"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongjoon Park","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, USA"],"raw_orcid":"https://orcid.org/0000-0003-4043-0171","affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, USA","institution_ids":["https://openalex.org/I79576946","https://openalex.org/I922845939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056477966","display_name":"Zeyu Jason Niu","orcid":"https://orcid.org/0000-0001-7879-7775"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]},{"id":"https://openalex.org/I922845939","display_name":"Philadelphia University","ror":"https://ror.org/03zzmyz63","country_code":"US","type":"education","lineage":["https://openalex.org/I922845939"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zeyu Jason Niu","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, USA"],"raw_orcid":"https://orcid.org/0000-0001-7879-7775","affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, USA","institution_ids":["https://openalex.org/I79576946","https://openalex.org/I922845939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091156974","display_name":"Aditya Hota","orcid":"https://orcid.org/0009-0007-8409-4823"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]},{"id":"https://openalex.org/I922845939","display_name":"Philadelphia University","ror":"https://ror.org/03zzmyz63","country_code":"US","type":"education","lineage":["https://openalex.org/I922845939"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aditya Hota","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, USA"],"raw_orcid":"https://orcid.org/0009-0007-8409-4823","affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, USA","institution_ids":["https://openalex.org/I79576946","https://openalex.org/I922845939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087585086","display_name":"Andr\u00e9 DeHon","orcid":"https://orcid.org/0000-0001-9177-7699"},"institutions":[{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]},{"id":"https://openalex.org/I922845939","display_name":"Philadelphia University","ror":"https://ror.org/03zzmyz63","country_code":"US","type":"education","lineage":["https://openalex.org/I922845939"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 Dehon","raw_affiliation_strings":["University of Pennsylvania, Philadelphia, USA"],"raw_orcid":"https://orcid.org/0000-0001-9177-7699","affiliations":[{"raw_affiliation_string":"University of Pennsylvania, Philadelphia, USA","institution_ids":["https://openalex.org/I79576946","https://openalex.org/I922845939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1615,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.7751459,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"17","issue":"2","first_page":"1","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8687315583229065},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8234140872955322},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.731317400932312},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6516651511192322},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.6399984359741211},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5817238688468933},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4909115433692932},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4899550974369049},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46038389205932617},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.42647671699523926},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.41389769315719604},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36641770601272583},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18889504671096802},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16555503010749817},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1499858796596527}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8687315583229065},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8234140872955322},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.731317400932312},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6516651511192322},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.6399984359741211},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5817238688468933},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4909115433692932},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4899550974369049},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46038389205932617},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.42647671699523926},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.41389769315719604},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36641770601272583},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18889504671096802},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16555503010749817},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1499858796596527}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3617837","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3617837","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3617837","source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3617837","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3617837","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3617837","source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4386746087.pdf","grobid_xml":"https://content.openalex.org/works/W4386746087.grobid-xml"},"referenced_works_count":38,"referenced_works":["https://openalex.org/W1499156209","https://openalex.org/W1594617929","https://openalex.org/W1979128269","https://openalex.org/W1980194681","https://openalex.org/W2007339694","https://openalex.org/W2023866975","https://openalex.org/W2034729118","https://openalex.org/W2040128025","https://openalex.org/W2070215512","https://openalex.org/W2111034061","https://openalex.org/W2131455863","https://openalex.org/W2154462472","https://openalex.org/W2154940055","https://openalex.org/W2160566592","https://openalex.org/W2268762552","https://openalex.org/W2399857432","https://openalex.org/W2517689844","https://openalex.org/W2788211964","https://openalex.org/W2798956872","https://openalex.org/W2883929540","https://openalex.org/W2899044382","https://openalex.org/W2905118438","https://openalex.org/W2979970871","https://openalex.org/W3003551624","https://openalex.org/W3011348040","https://openalex.org/W3033144124","https://openalex.org/W3036885224","https://openalex.org/W3110628190","https://openalex.org/W3130920634","https://openalex.org/W3133395503","https://openalex.org/W3155057378","https://openalex.org/W3156546842","https://openalex.org/W3161630314","https://openalex.org/W3176656748","https://openalex.org/W4211022608","https://openalex.org/W4214669391","https://openalex.org/W4229571974","https://openalex.org/W4311839720"],"related_works":["https://openalex.org/W4256007160","https://openalex.org/W2094042791","https://openalex.org/W4205135025","https://openalex.org/W3153286430","https://openalex.org/W3015761757","https://openalex.org/W96081925","https://openalex.org/W2102616729","https://openalex.org/W1535529518","https://openalex.org/W2117901445","https://openalex.org/W3141861494"],"abstract_inverted_index":{"Partial":[0],"Reconfiguration":[1],"(PR)":[2],"is":[3],"a":[4,34,99],"key":[5],"technique":[6],"in":[7],"the":[8,21,63,71,85,91,129,147],"application":[9],"design":[10],"on":[11,20],"modern":[12],"FPGAs.":[13],"However,":[14],"current":[15],"PR":[16,26,39,111],"tools":[17,40],"heavily":[18],"rely":[19],"developer":[22,72],"to":[23,52,61,73,83,95],"manually":[24],"conduct":[25],"module":[27],"definition,":[28],"floorplanning,":[29],"and":[30,67,89,104],"flow":[31,92,142],"control":[32],"at":[33,146],"low":[35],"level.":[36],"The":[37],"existing":[38],"do":[41],"not":[42],"consider":[43],"High-Level-Synthesis":[44],"languages":[45],"either,":[46],"which":[47],"are":[48],"of":[49,80,115,149],"great":[50],"interest":[51],"software":[53],"developers.":[54],"We":[55,97],"propose":[56],"HiPR,":[57],"an":[58,113],"open-source":[59],"framework,":[60],"bridge":[62],"gap":[64],"between":[65],"HLS":[66,124],"PR.":[68],"HiPR":[69],"allows":[70],"define":[74],"partially":[75],"reconfigurable":[76],"C/C++":[77,94],"functions,":[78],"instead":[79],"Verilog":[81],"modules,":[82],"accelerate":[84],"FPGA":[86],"incremental":[87,130],"compilation":[88,131],"automate":[90],"from":[93],"bitstreams.":[96],"use":[98],"lightweight":[100],"Simulated":[101],"Annealing":[102],"floorplanner":[103],"show":[105],"that":[106,128],"it":[107],"can":[108,132],"produce":[109],"high-quality":[110],"floorplans":[112],"order":[114],"magnitude":[116],"faster":[117],"than":[118],"analytic":[119],"methods.":[120],"By":[121],"mapping":[122],"Rosetta":[123],"benchmarks,":[125],"we":[126],"demonstrate":[127],"be":[133],"accelerated":[134],"by":[135],"3\u201310\u00d7":[136],"compared":[137],"with":[138],"state-of-the-art":[139],"Xilinx":[140],"Vitis":[141],"without":[143],"performance":[144],"loss,":[145],"cost":[148],"15\u201367%":[150],"one-time":[151],"overlay":[152],"set-up":[153],"time.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}