{"id":"https://openalex.org/W4386136607","doi":"https://doi.org/10.1145/3616871","title":"Self Adaptive Logical Split Cache Techniques for Delayed Aging of NVM LLC","display_name":"Self Adaptive Logical Split Cache Techniques for Delayed Aging of NVM LLC","publication_year":2023,"publication_date":"2023-08-24","ids":{"openalex":"https://openalex.org/W4386136607","doi":"https://doi.org/10.1145/3616871"},"language":"en","primary_location":{"id":"doi:10.1145/3616871","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3616871","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100647342","display_name":"S. Sivakumar","orcid":"https://orcid.org/0009-0001-3343-4062"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Sivakumar","raw_affiliation_strings":["Indian Institute of Technology Guwahati, India"],"raw_orcid":"https://orcid.org/0009-0001-3343-4062","affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021641760","display_name":"John Jose","orcid":"https://orcid.org/0000-0002-0314-8778"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"John Jose","raw_affiliation_strings":["Indian Institute of Technology Guwahati, India"],"raw_orcid":"https://orcid.org/0000-0002-0314-8778","affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2454,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52830664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":95},"biblio":{"volume":"28","issue":"6","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8124476671218872},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7178507447242737},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6358676552772522},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5666071176528931},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.545966386795044},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5218559503555298},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5199083685874939},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5133777856826782},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4932975172996521},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.48593655228614807},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.48364484310150146},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48346811532974243},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4538281559944153},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.42251232266426086},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34478163719177246},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3001198172569275},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.2654094696044922},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.13083943724632263},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09123000502586365},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08979827165603638},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.06674620509147644}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8124476671218872},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7178507447242737},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6358676552772522},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5666071176528931},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.545966386795044},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5218559503555298},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5199083685874939},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5133777856826782},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4932975172996521},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.48593655228614807},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.48364484310150146},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48346811532974243},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4538281559944153},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.42251232266426086},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34478163719177246},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3001198172569275},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.2654094696044922},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.13083943724632263},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09123000502586365},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08979827165603638},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.06674620509147644}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3616871","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3616871","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1963958751","https://openalex.org/W1984574424","https://openalex.org/W2010202670","https://openalex.org/W2016922549","https://openalex.org/W2033811947","https://openalex.org/W2036853599","https://openalex.org/W2047379549","https://openalex.org/W2083066702","https://openalex.org/W2087339326","https://openalex.org/W2125428294","https://openalex.org/W2128968239","https://openalex.org/W2138436606","https://openalex.org/W2147411585","https://openalex.org/W2147657366","https://openalex.org/W2258963578","https://openalex.org/W2293828382","https://openalex.org/W2526202524","https://openalex.org/W2548789460","https://openalex.org/W2603574511","https://openalex.org/W2900554090","https://openalex.org/W2911014417","https://openalex.org/W3047428453","https://openalex.org/W3154406136","https://openalex.org/W3177352122","https://openalex.org/W4367591618"],"related_works":["https://openalex.org/W4293159259","https://openalex.org/W2151951695","https://openalex.org/W4238754064","https://openalex.org/W2188534734","https://openalex.org/W1971689948","https://openalex.org/W1981423095","https://openalex.org/W4211016066","https://openalex.org/W4220972538","https://openalex.org/W1579430994","https://openalex.org/W3091205277"],"abstract_inverted_index":{"Due":[0],"to":[1,53,60,71,142,164,172],"the":[2,6,25,73,110,118,122,126,134,161,166,170,174],"technological":[3,51],"advancements":[4],"in":[5],"last":[7],"few":[8],"decades,":[9],"several":[10],"applications":[11],"have":[12,50,100],"emerged":[13],"that":[14,115,179],"demand":[15,75],"more":[16],"computing":[17,35],"power":[18],"and":[19,21,48,65,94,104,153,181,192],"on-chip":[20,56],"off-chip":[22],"memories.":[23],"However,":[24,96],"scaling":[26],"of":[27,37,138,185],"memory":[28,43,57,88,98,127,139,171],"technologies":[29,44,89,99],"is":[30],"not":[31],"at":[32],"par":[33],"with":[34,81],"throughput":[36],"modern":[38],"day":[39],"multi-core":[40],"processors.":[41],"Conventional":[42],"such":[45,84,90],"as":[46,85,91],"SRAM":[47],"DRAM":[49],"limitations":[52],"meet":[54,72],"large":[55],"requirements":[58],"owing":[59],"their":[61],"low":[62],"packaging":[63],"density":[64],"high":[66,105],"leakage":[67],"power.":[68],"In":[69],"order":[70],"ever-increasing":[74],"for":[76,112],"memory,":[77],"researchers":[78],"came":[79],"up":[80],"alternative":[82],"solutions,":[83],"emerging":[86],"non-volatile":[87],"STT-RAM,":[92],"PCM,":[93],"ReRAM.":[95],"these":[97],"limited":[101],"write":[102,106],"endurance":[103],"energy.":[107],"This":[108],"emphasizes":[109],"need":[111],"a":[113],"policy":[114],"will":[116],"reduce":[117],"writes":[119,123,167],"or":[120],"distribute":[121,165],"uniformly":[124,168],"across":[125,169],"thereby":[128],"enhancing":[129],"its":[130],"lifetime":[131,184],"by":[132,189],"delaying":[133],"early":[135],"wear":[136],"out":[137],"cells":[140],"due":[141],"frequent":[143],"writes.":[144],"We":[145],"propose":[146],"two":[147],"techniques,":[148],"Enhanced-Virtually":[149],"Split":[150,155],"Cache":[151,156],"(E-ViSC)":[152],"Protean-Virtually":[154],"(P-ViSC),":[157],"which":[158],"dynamically":[159],"adjust":[160],"cache":[162],"configuration":[163],"enhance":[173],"lifetime.":[175],"Experimental":[176],"studies":[177],"show":[178],"E-ViSC":[180],"P-ViSC":[182],"improve":[183],"NVM":[186],"L2":[187],"caches":[188],"upto":[190],"2.31\u00d7":[191],"1.97\u00d7":[193],"respectively.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}