{"id":"https://openalex.org/W4389491979","doi":"https://doi.org/10.1145/3613424.3623794","title":"Fast, Robust and Transferable Prediction for Hardware Logic Synthesis","display_name":"Fast, Robust and Transferable Prediction for Hardware Logic Synthesis","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389491979","doi":"https://doi.org/10.1145/3613424.3623794"},"language":"en","primary_location":{"id":"doi:10.1145/3613424.3623794","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3613424.3623794","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3623794","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"56th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3623794","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036627994","display_name":"Ceyu Xu","orcid":"https://orcid.org/0000-0002-2668-6456"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ceyu Xu","raw_affiliation_strings":["Computer Science, Duke University, USA"],"raw_orcid":"https://orcid.org/0000-0002-2668-6456","affiliations":[{"raw_affiliation_string":"Computer Science, Duke University, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101964211","display_name":"Pragya Sharma","orcid":"https://orcid.org/0009-0005-4467-0609"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pragya Sharma","raw_affiliation_strings":["Electrical and Computer Engineering, Duke University, USA"],"raw_orcid":"https://orcid.org/0009-0005-4467-0609","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Duke University, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100690946","display_name":"Tian-shu Wang","orcid":"https://orcid.org/0009-0000-2415-2920"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tianshu Wang","raw_affiliation_strings":["Electrical and Computer Engineering, Duke University, USA"],"raw_orcid":"https://orcid.org/0009-0000-2415-2920","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, Duke University, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042221799","display_name":"Lisa Wu Wills","orcid":"https://orcid.org/0000-0002-3574-3440"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lisa Wu Wills","raw_affiliation_strings":["Computer Science, Duke University, USA"],"raw_orcid":"https://orcid.org/0000-0002-3574-3440","affiliations":[{"raw_affiliation_string":"Computer Science, Duke University, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"179"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6995184421539307},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5659124255180359},{"id":"https://openalex.org/keywords/adaptability","display_name":"Adaptability","score":0.56319260597229},{"id":"https://openalex.org/keywords/hardware-compatibility-list","display_name":"Hardware compatibility list","score":0.5541509985923767},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5446616411209106},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.483109712600708},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4614710807800293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44712314009666443},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4432506859302521},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4399207532405853},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4185217022895813},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.37759852409362793},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31379565596580505},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.284389466047287},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20799949765205383},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11310681700706482}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6995184421539307},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5659124255180359},{"id":"https://openalex.org/C177606310","wikidata":"https://www.wikidata.org/wiki/Q5674297","display_name":"Adaptability","level":2,"score":0.56319260597229},{"id":"https://openalex.org/C161394538","wikidata":"https://www.wikidata.org/wiki/Q3127397","display_name":"Hardware compatibility list","level":4,"score":0.5541509985923767},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5446616411209106},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.483109712600708},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4614710807800293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44712314009666443},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4432506859302521},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4399207532405853},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4185217022895813},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.37759852409362793},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31379565596580505},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.284389466047287},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20799949765205383},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11310681700706482},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3613424.3623794","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3613424.3623794","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3623794","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"56th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-169982","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-169982","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":{"id":"doi:10.1145/3613424.3623794","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3613424.3623794","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3623794","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"56th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3487334093","display_name":null,"funder_award_id":"2045973","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5109862983","display_name":null,"funder_award_id":"CCF-2045973","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6671297155","display_name":null,"funder_award_id":"CAREER","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7709164144","display_name":null,"funder_award_id":"CNS-2112562","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8377316191","display_name":"AI Institute for Edge Computing Leveraging Next Generation Networks (Athena)","funder_award_id":"2112562","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4389491979.pdf","grobid_xml":"https://content.openalex.org/works/W4389491979.grobid-xml"},"referenced_works_count":25,"referenced_works":["https://openalex.org/W1983394510","https://openalex.org/W2012114780","https://openalex.org/W2097117768","https://openalex.org/W2108189051","https://openalex.org/W2194775991","https://openalex.org/W2282919004","https://openalex.org/W2899885603","https://openalex.org/W2912500072","https://openalex.org/W2962756421","https://openalex.org/W2963114857","https://openalex.org/W2980200167","https://openalex.org/W3027968530","https://openalex.org/W3092027164","https://openalex.org/W3112616759","https://openalex.org/W3206406968","https://openalex.org/W3208284577","https://openalex.org/W3209828932","https://openalex.org/W3213528054","https://openalex.org/W4210938977","https://openalex.org/W4240172596","https://openalex.org/W4281621614","https://openalex.org/W4293025067","https://openalex.org/W4304208379","https://openalex.org/W4307641039","https://openalex.org/W4308083752"],"related_works":["https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W2197466303","https://openalex.org/W4399486446","https://openalex.org/W3047975009","https://openalex.org/W1984298705","https://openalex.org/W4241206086","https://openalex.org/W1964556228","https://openalex.org/W2081132365"],"abstract_inverted_index":{"The":[0],"increasing":[1],"complexity":[2],"of":[3,25,47],"computer":[4],"chips":[5],"and":[6,57],"the":[7,17,23],"slow":[8],"logic":[9],"synthesis":[10],"process":[11],"have":[12,40],"become":[13],"major":[14],"bottlenecks":[15],"in":[16],"hardware":[18,26,35,48,59],"design":[19,31,60],"process,":[20],"also":[21],"hindering":[22],"ability":[24],"generators":[27],"to":[28,43],"make":[29],"informed":[30],"decisions":[32],"while":[33],"considering":[34],"costs.":[36],"While":[37],"various":[38],"models":[39],"been":[41],"proposed":[42],"predict":[44],"physical":[45],"characteristics":[46],"designs,":[49],"they":[50],"often":[51],"suffer":[52],"from":[53],"limited":[54],"domain":[55],"adaptability":[56],"open-source":[58],"data":[61],"scarcity.":[62]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}