{"id":"https://openalex.org/W4389491873","doi":"https://doi.org/10.1145/3613424.3614257","title":"Accelerating RTL Simulation with Hardware-Software Co-Design","display_name":"Accelerating RTL Simulation with Hardware-Software Co-Design","publication_year":2023,"publication_date":"2023-10-28","ids":{"openalex":"https://openalex.org/W4389491873","doi":"https://doi.org/10.1145/3613424.3614257"},"language":"en","primary_location":{"id":"doi:10.1145/3613424.3614257","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3613424.3614257","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3614257","source":null,"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"56th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3614257","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009630291","display_name":"Fares Elsabbagh","orcid":"https://orcid.org/0009-0001-7100-0353"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Fares Elsabbagh","raw_affiliation_strings":["MIT, USA"],"raw_orcid":"https://orcid.org/0009-0001-7100-0353","affiliations":[{"raw_affiliation_string":"MIT, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049383397","display_name":"Shabnam Sheikhha","orcid":"https://orcid.org/0000-0002-7339-5598"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Shabnam Sheikhha","raw_affiliation_strings":["MIT, USA"],"raw_orcid":"https://orcid.org/0000-0002-7339-5598","affiliations":[{"raw_affiliation_string":"MIT, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032901878","display_name":"Victor A. Ying","orcid":"https://orcid.org/0000-0001-9660-7082"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Victor A. Ying","raw_affiliation_strings":["MIT, USA"],"raw_orcid":"https://orcid.org/0000-0001-9660-7082","affiliations":[{"raw_affiliation_string":"MIT, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054976245","display_name":"Q. Nguyen","orcid":"https://orcid.org/0000-0002-3820-6421"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Quan M. Nguyen","raw_affiliation_strings":["MIT, USA"],"raw_orcid":"https://orcid.org/0000-0002-3820-6421","affiliations":[{"raw_affiliation_string":"MIT, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Joel S Emer","raw_affiliation_strings":["MIT, USA"],"raw_orcid":"https://orcid.org/0000-0002-3459-5466","affiliations":[{"raw_affiliation_string":"MIT, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023312480","display_name":"Daniel S\u00e1nchez","orcid":"https://orcid.org/0000-0002-2453-2904"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Daniel Sanchez","raw_affiliation_strings":["MIT, USA"],"raw_orcid":"https://orcid.org/0000-0002-2453-2904","affiliations":[{"raw_affiliation_string":"MIT, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":0,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7617362141609192},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.7554097175598145},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.7060703039169312},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6457744240760803},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5988783836364746},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5923396348953247},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5399681329727173},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4820740818977356},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4443432092666626},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4339643716812134},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41594311594963074},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41520634293556213},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39154112339019775},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3818478584289551},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3150836229324341},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.26382067799568176},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18527743220329285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13403508067131042}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7617362141609192},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.7554097175598145},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.7060703039169312},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6457744240760803},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5988783836364746},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5923396348953247},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5399681329727173},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4820740818977356},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4443432092666626},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4339643716812134},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41594311594963074},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41520634293556213},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39154112339019775},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3818478584289551},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3150836229324341},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.26382067799568176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18527743220329285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13403508067131042},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3613424.3614257","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3613424.3614257","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3614257","source":null,"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"56th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},{"id":"pmh:oai:dspace.mit.edu:1721.1/153269","is_oa":true,"landing_page_url":"https://hdl.handle.net/1721.1/153269","pdf_url":"https://dspace.mit.edu/bitstream/1721.1/153269/1/3613424.3614257.pdf","source":{"id":"https://openalex.org/S4306400425","display_name":"DSpace@MIT (Massachusetts Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I63966007","host_organization_name":"Massachusetts Institute of Technology","host_organization_lineage":["https://openalex.org/I63966007"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"http://purl.org/eprint/type/ConferencePaper"}],"best_oa_location":{"id":"doi:10.1145/3613424.3614257","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3613424.3614257","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3613424.3614257","source":null,"license":"cc-by-sa","license_id":"https://openalex.org/licenses/cc-by-sa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"56th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4389491873.pdf","grobid_xml":"https://content.openalex.org/works/W4389491873.grobid-xml"},"referenced_works_count":47,"referenced_works":["https://openalex.org/W119599369","https://openalex.org/W1996169695","https://openalex.org/W2006312753","https://openalex.org/W2026320578","https://openalex.org/W2035924020","https://openalex.org/W2041811089","https://openalex.org/W2070232376","https://openalex.org/W2093597477","https://openalex.org/W2097241618","https://openalex.org/W2113751407","https://openalex.org/W2127298482","https://openalex.org/W2128928939","https://openalex.org/W2134393676","https://openalex.org/W2134470641","https://openalex.org/W2136084694","https://openalex.org/W2142501475","https://openalex.org/W2148658001","https://openalex.org/W2149473197","https://openalex.org/W2150348132","https://openalex.org/W2153456949","https://openalex.org/W2163721407","https://openalex.org/W2167094252","https://openalex.org/W2171532807","https://openalex.org/W2235134718","https://openalex.org/W2243361930","https://openalex.org/W2296006986","https://openalex.org/W2464174067","https://openalex.org/W2494418910","https://openalex.org/W2626953429","https://openalex.org/W2765149243","https://openalex.org/W2884267664","https://openalex.org/W2951202371","https://openalex.org/W2979854933","https://openalex.org/W3012204286","https://openalex.org/W3030753750","https://openalex.org/W3043382192","https://openalex.org/W3140062895","https://openalex.org/W3152853872","https://openalex.org/W3206171855","https://openalex.org/W3207326900","https://openalex.org/W4205283737","https://openalex.org/W4235222319","https://openalex.org/W4239813889","https://openalex.org/W4239997146","https://openalex.org/W4281609193","https://openalex.org/W4281792301","https://openalex.org/W4327911467"],"related_works":["https://openalex.org/W1494561250","https://openalex.org/W2767573821","https://openalex.org/W2136813515","https://openalex.org/W11556496","https://openalex.org/W2044903484","https://openalex.org/W2243536805","https://openalex.org/W2023464858","https://openalex.org/W90994724","https://openalex.org/W2161167665","https://openalex.org/W1534270103"],"abstract_inverted_index":{"Fast":[0],"simulation":[1,24],"of":[2],"digital":[3],"circuits":[4],"is":[5],"crucial":[6],"to":[7],"build":[8],"modern":[9],"chips.":[10],"But":[11],"RTL":[12],"(Register-Transfer-Level)":[13],"simulators":[14],"are":[15],"slow,":[16],"as":[17],"they":[18],"cannot":[19],"exploit":[20],"multicores":[21],"well.":[22],"Slow":[23],"lengthens":[25],"chip":[26],"design":[27],"time":[28],"and":[29],"makes":[30],"bugs":[31],"more":[32],"frequent.":[33]},"counts_by_year":[{"year":2026,"cited_by_count":4},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}