{"id":"https://openalex.org/W4391213140","doi":"https://doi.org/10.1145/3611315.3633241","title":"Minimal Design of SiDB Gates: An Optimal Basis for Circuits Based on Silicon Dangling Bonds","display_name":"Minimal Design of SiDB Gates: An Optimal Basis for Circuits Based on Silicon Dangling Bonds","publication_year":2023,"publication_date":"2023-12-18","ids":{"openalex":"https://openalex.org/W4391213140","doi":"https://doi.org/10.1145/3611315.3633241"},"language":"en","primary_location":{"id":"doi:10.1145/3611315.3633241","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3611315.3633241","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3611315.3633241","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3611315.3633241","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010391359","display_name":"Jan Drewniok","orcid":"https://orcid.org/0000-0002-7545-159X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Drewniok","raw_affiliation_strings":["Chair for Design Automation, Technical University of Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0002-7545-159X","affiliations":[{"raw_affiliation_string":"Chair for Design Automation, Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008488084","display_name":"Marcel Walter","orcid":"https://orcid.org/0000-0001-5660-9518"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Marcel Walter","raw_affiliation_strings":["Chair for Design Automation, Technical University of Munich, Germany"],"raw_orcid":"https://orcid.org/0000-0001-5660-9518","affiliations":[{"raw_affiliation_string":"Chair for Design Automation, Technical University of Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004214923","display_name":"Robert Wille","orcid":"https://orcid.org/0000-0002-4993-7860"},"institutions":[{"id":"https://openalex.org/I4210126338","display_name":"Software Competence Center Hagenberg (Austria)","ror":"https://ror.org/02ks3nr96","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210126338"]},{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["AT","DE"],"is_corresponding":false,"raw_author_name":"Robert Wille","raw_affiliation_strings":["Chair for Design Automation, Technical University of Munich, Germany and Software Competence Center Hagenberg GmbH, Austria"],"raw_orcid":"https://orcid.org/0000-0002-4993-7860","affiliations":[{"raw_affiliation_string":"Chair for Design Automation, Technical University of Munich, Germany and Software Competence Center Hagenberg GmbH, Austria","institution_ids":["https://openalex.org/I4210126338","https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.5579,"has_fulltext":true,"cited_by_count":16,"citation_normalized_percentile":{"value":0.98749767,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6621255874633789},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6343818306922913},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6128566861152649},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6109511256217957},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.572259247303009},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5449735522270203},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.5323596000671387},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.482426255941391},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.46497559547424316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4561225473880768},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43809017539024353},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.43757423758506775},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3538140654563904},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3158484995365143},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27142179012298584},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.2606974244117737},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2013387680053711},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18447765707969666}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6621255874633789},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6343818306922913},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6128566861152649},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6109511256217957},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.572259247303009},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5449735522270203},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.5323596000671387},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.482426255941391},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.46497559547424316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4561225473880768},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43809017539024353},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.43757423758506775},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3538140654563904},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3158484995365143},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27142179012298584},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.2606974244117737},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2013387680053711},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18447765707969666},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3611315.3633241","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3611315.3633241","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3611315.3633241","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3611315.3633241","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3611315.3633241","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3611315.3633241","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 18th ACM International Symposium on Nanoscale Architectures","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4391213140.pdf","grobid_xml":"https://content.openalex.org/works/W4391213140.grobid-xml"},"referenced_works_count":24,"referenced_works":["https://openalex.org/W1868505948","https://openalex.org/W1992148234","https://openalex.org/W2181791075","https://openalex.org/W2319014038","https://openalex.org/W2625202362","https://openalex.org/W2759122578","https://openalex.org/W2842665777","https://openalex.org/W2886587644","https://openalex.org/W2910579672","https://openalex.org/W2964280466","https://openalex.org/W2965386467","https://openalex.org/W3021518509","https://openalex.org/W3094920897","https://openalex.org/W3128546729","https://openalex.org/W4285049382","https://openalex.org/W4293025080","https://openalex.org/W4323650314","https://openalex.org/W4386352467","https://openalex.org/W4386352728","https://openalex.org/W4386361455","https://openalex.org/W4386384149","https://openalex.org/W4386763717","https://openalex.org/W6656539443","https://openalex.org/W6786342505"],"related_works":["https://openalex.org/W2150974517","https://openalex.org/W2611822924","https://openalex.org/W2486254595","https://openalex.org/W2728195892","https://openalex.org/W3204916073","https://openalex.org/W2031906996","https://openalex.org/W2055594799","https://openalex.org/W2403507963","https://openalex.org/W1936629927","https://openalex.org/W2744202010"],"abstract_inverted_index":{"Silicon":[0],"Dangling":[1],"Bonds":[2],"(SiDBs)":[3],"present":[4],"a":[5,113],"promising":[6,147],"computational":[7,28],"technology":[8],"that":[9],"goes":[10],"beyond":[11],"traditional":[12],"CMOS.":[13],"It":[14],"enables":[15],"the":[16,60,66,83,106,143],"creation":[17],"of":[18,49,86,101,109,145],"circuitry":[19],"using":[20,105],"single":[21],"atoms":[22],"as":[23],"elementary":[24],"components.":[25],"Since":[26],"contemporary":[27],"technologies":[29],"approach":[30,99],"their":[31,136],"physical":[32],"limits,":[33],"SiDBs":[34,44,110],"have":[35,80],"attracted":[36],"significant":[37],"interest":[38],"from":[39],"both":[40],"academia":[41],"and":[42,75,121,135],"industry.":[43],"allow":[45],"for":[46,112,126],"gate":[47,61,119],"implementation":[48],"Boolean":[50,115],"functions":[51],"to":[52,65],"realize":[53],"arbitrary":[54],"circuit":[55,67,133],"logic.":[56],"Hence,":[57],"improvements":[58],"at":[59],"level":[62],"propagate":[63],"through":[64],"level.":[68],"Although":[69],"fabrication":[70],"capabilities":[71],"are":[72],"advancing":[73],"rapidly":[74],"initial":[76],"design":[77,85],"automation":[78],"methodologies":[79],"been":[81],"proposed,":[82],"current":[84],"SiDB":[87,103,127,132],"gates":[88,104],"is":[89],"primarily":[90],"based":[91],"on":[92],"manual":[93],"labor.":[94],"This":[95,129],"paper":[96],"presents":[97],"an":[98,123],"capable":[100],"designing":[102],"minimum":[107],"number":[108],"possible":[111],"given":[114],"function,":[116],"thus":[117],"minimizing":[118],"cost":[120],"providing":[122],"optimal":[124],"basis":[125],"circuits.":[128],"methodology":[130],"simplifies":[131],"designs":[134],"corresponding":[137],"manufacturing":[138],"processes":[139],"significantly,":[140],"thereby":[141],"accelerating":[142],"progress":[144],"this":[146],"nanotechnology.":[148]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":5}],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}