{"id":"https://openalex.org/W4387591532","doi":"https://doi.org/10.1145/3610396.3623266","title":"NoxyGen","display_name":"NoxyGen","publication_year":2023,"publication_date":"2023-10-12","ids":{"openalex":"https://openalex.org/W4387591532","doi":"https://doi.org/10.1145/3610396.3623266"},"language":"en","primary_location":{"id":"doi:10.1145/3610396.3623266","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3610396.3623266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057947516","display_name":"Madhur Kumar","orcid":"https://orcid.org/0009-0008-2634-1184"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhur Kumar","raw_affiliation_strings":["Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India"],"raw_orcid":"https://orcid.org/0009-0008-2634-1184","affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078309413","display_name":"Deepank Grover","orcid":"https://orcid.org/0009-0009-9952-9695"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Deepank Grover","raw_affiliation_strings":["Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India"],"raw_orcid":"https://orcid.org/0009-0009-9952-9695","affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101688683","display_name":"Tarun Sharma","orcid":"https://orcid.org/0000-0002-3444-0800"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Tarun Sharma","raw_affiliation_strings":["Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India"],"raw_orcid":"https://orcid.org/0000-0002-3444-0800","affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012777677","display_name":"Sujay Deb","orcid":"https://orcid.org/0000-0002-6247-8718"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]},{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujay Deb","raw_affiliation_strings":["Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India"],"raw_orcid":"https://orcid.org/0000-0002-6247-8718","affiliations":[{"raw_affiliation_string":"Dept. of Electronics and Communication Engineering, IIIT Delhi, New Delhi, India","institution_ids":["https://openalex.org/I119939252","https://openalex.org/I68891433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16269384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7662333846092224},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.7418488264083862},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7140340805053711},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7124481201171875},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6914672255516052},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6452886462211609},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.643142580986023},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6259354948997498},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5771160125732422},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5290980339050293},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.48264533281326294},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4453818202018738},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4442685544490814},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3051533102989197},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21613219380378723},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1292893886566162}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7662333846092224},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.7418488264083862},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7140340805053711},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7124481201171875},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6914672255516052},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6452886462211609},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.643142580986023},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6259354948997498},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5771160125732422},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5290980339050293},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.48264533281326294},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4453818202018738},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4442685544490814},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3051533102989197},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21613219380378723},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1292893886566162},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3610396.3623266","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3610396.3623266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W2020607902","https://openalex.org/W2098156582","https://openalex.org/W2113615756","https://openalex.org/W2118231264","https://openalex.org/W2127003097","https://openalex.org/W2160566592","https://openalex.org/W2160642395","https://openalex.org/W2204870480","https://openalex.org/W2413263386","https://openalex.org/W2734326062","https://openalex.org/W2768961485"],"related_works":["https://openalex.org/W2019530156","https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2013729863"],"abstract_inverted_index":{"We":[0,35,94],"present":[1],"NoxyGen,":[2],"a":[3,76],"Network-On-Chip(NoC)":[4],"design":[5,69],"and":[6,15,40,62,89,113],"evaluation":[7],"tool":[8],"which":[9],"generates":[10],"NoC":[11,24,67,85,112],"RTL":[12,68],"in":[13],"Verilog":[14],"functionally":[16],"validates":[17],"generated":[18,66],"RTL.":[19],"NoxyGen":[20,96],"comes":[21],"with":[22,56,79],"parameterizable":[23],"router":[25],"built":[26],"using":[27,84],"modular":[28],"latency-insensitive":[29],"pipeline":[30],"stages,":[31],"facilitating":[32],"easy":[33],"modifications.":[34],"describe":[36],"the":[37,44,60,65,105],"internal":[38],"micro-architecture":[39],"configurable":[41],"parameters":[42],"of":[43,64],"router.":[45],"Network":[46],"statistics":[47],"can":[48,101],"be":[49,102,118],"obtained":[50],"by":[51,70,104],"running":[52],"synthetic":[53,57],"traffics.":[54],"Evaluation":[55],"benchmarks":[58],"shows":[59],"effectiveness":[61],"correctness":[63],"NoxyGen.":[71],"For":[72],"prototyping,":[73],"we":[74],"build":[75],"multicore":[77],"system":[78],"Xilinx":[80],"Microblaze":[81],"cores":[82],"connected":[83],"on":[86,111,120],"an":[87],"FPGA":[88],"run":[90,119],"message-passing":[91],"(MPI)":[92],"applications.":[93],"make":[95],"open-source":[97],"so":[98],"that":[99],"it":[100],"used":[103],"scientific":[106],"community":[107],"for":[108],"further":[109],"research":[110],"prototype":[114],"their":[115],"proposals":[116],"to":[117],"FPGA.":[121]},"counts_by_year":[],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2023-10-13T00:00:00"}