{"id":"https://openalex.org/W4387591725","doi":"https://doi.org/10.1145/3610396.3618088","title":"ASDR","display_name":"ASDR","publication_year":2023,"publication_date":"2023-10-12","ids":{"openalex":"https://openalex.org/W4387591725","doi":"https://doi.org/10.1145/3610396.3618088"},"language":"en","primary_location":{"id":"doi:10.1145/3610396.3618088","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3610396.3618088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077508150","display_name":"Yaoyao Ye","orcid":"https://orcid.org/0000-0003-0022-228X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yaoyao Ye","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, P. R. China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, P. R. China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063980918","display_name":"Zi-Xuan Liu","orcid":"https://orcid.org/0000-0001-6498-908X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zixuan Liu","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, P. R. China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, P. R. China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031680506","display_name":"Jungan Liu","orcid":"https://orcid.org/0000-0002-2125-5454"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jungan Liu","raw_affiliation_strings":["Department of Micro/Nano Electronics, Shanghai Jiao Tong University, P. R. China"],"affiliations":[{"raw_affiliation_string":"Department of Micro/Nano Electronics, Shanghai Jiao Tong University, P. R. China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053801300","display_name":"Li Jiang","orcid":"https://orcid.org/0000-0002-7353-8798"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Jiang","raw_affiliation_strings":["Department of Computer Science, Shanghai Jiao Tong University, P. R. China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Shanghai Jiao Tong University, P. R. China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5077508150"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.3994,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62703824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"46","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8079359531402588},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.6441158056259155},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5361760854721069},{"id":"https://openalex.org/keywords/greedy-algorithm","display_name":"Greedy algorithm","score":0.5354528427124023},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5305160880088806},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.50981205701828},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.48781469464302063},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.48421406745910645},{"id":"https://openalex.org/keywords/routing-table","display_name":"Routing table","score":0.48086100816726685},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.46695977449417114},{"id":"https://openalex.org/keywords/load-balancing","display_name":"Load balancing (electrical power)","score":0.4374869465827942},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3366318941116333},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3344406485557556},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20765498280525208},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.19830924272537231},{"id":"https://openalex.org/keywords/grid","display_name":"Grid","score":0.13444304466247559},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08428752422332764}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8079359531402588},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.6441158056259155},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5361760854721069},{"id":"https://openalex.org/C51823790","wikidata":"https://www.wikidata.org/wiki/Q504353","display_name":"Greedy algorithm","level":2,"score":0.5354528427124023},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5305160880088806},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.50981205701828},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.48781469464302063},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.48421406745910645},{"id":"https://openalex.org/C184896649","wikidata":"https://www.wikidata.org/wiki/Q290066","display_name":"Routing table","level":4,"score":0.48086100816726685},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.46695977449417114},{"id":"https://openalex.org/C138959212","wikidata":"https://www.wikidata.org/wiki/Q1806783","display_name":"Load balancing (electrical power)","level":3,"score":0.4374869465827942},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3366318941116333},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3344406485557556},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20765498280525208},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.19830924272537231},{"id":"https://openalex.org/C187691185","wikidata":"https://www.wikidata.org/wiki/Q2020720","display_name":"Grid","level":2,"score":0.13444304466247559},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08428752422332764},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3610396.3618088","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3610396.3618088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 16th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5235763915","display_name":null,"funder_award_id":"62072298","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1992997793","https://openalex.org/W2072961380","https://openalex.org/W2143397269","https://openalex.org/W2147657366","https://openalex.org/W2612148068","https://openalex.org/W2614475470","https://openalex.org/W2884166449","https://openalex.org/W2913208203","https://openalex.org/W3092240006","https://openalex.org/W3094554961","https://openalex.org/W3140195045","https://openalex.org/W3159222787","https://openalex.org/W3213250563","https://openalex.org/W4205540825","https://openalex.org/W4210896998","https://openalex.org/W4226134214","https://openalex.org/W4242502357","https://openalex.org/W4242988974","https://openalex.org/W4280498518","https://openalex.org/W6678077968"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2481444631","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2560886726","https://openalex.org/W2091258882","https://openalex.org/W2541438272","https://openalex.org/W3006485811","https://openalex.org/W2013729863"],"abstract_inverted_index":{"In":[0,39,182],"a":[1,92,111],"modular":[2,57],"chiplet-based":[3,58],"system,":[4],"the":[5,65,83,101,104,117,123,128,139,147,162,167,177,192],"conventional":[6],"monolithic":[7],"system-on-chip":[8],"(SoC)":[9],"is":[10,34,69],"divided":[11],"into":[12],"individual":[13],"chiplets.":[14,38],"Although":[15],"deadlock-free":[16,25,52,75,142],"on-chiplet":[17],"networks":[18],"can":[19],"be":[20],"ensured":[21],"with":[22],"traditional":[23,178],"NoC":[24],"techniques,":[26],"deadlocks":[27],"may":[28],"still":[29],"occur":[30],"once":[31],"cyclic":[32],"dependency":[33],"formed":[35],"among":[36],"multiple":[37],"order":[40],"to":[41,71,98,157,161,186,202],"enhance":[42],"network":[43,87],"performance":[44,125],"for":[45,56,78,103,116],"real":[46,80,207],"applications,":[47],"we":[48,90,109],"propose":[49,91,110],"an":[50,73],"application-specific":[51,62],"routing":[53,76,106,143],"method":[54,68,144],"(ASDR)":[55],"systems.":[59],"By":[60],"utilizing":[61],"traffic":[63,199],"information,":[64],"proposed":[66,140,168],"ASDR":[67],"able":[70],"customize":[72],"optimal":[74,105],"solution":[77],"each":[79,132],"application":[81],"at":[82],"minimum":[84],"cost":[85,114],"of":[86,149,174],"performance.":[88],"Secondly,":[89],"greedy-choice":[93],"strategy":[94],"based":[95],"search":[96,102,170],"algorithm":[97],"speed":[99,204],"up":[100,156,201,205],"solutions.":[107],"Thirdly,":[108],"new":[112],"load-balancing":[113],"function":[115],"greedy":[118,169],"search,":[119],"which":[120],"further":[121],"enhances":[122],"communication":[124],"by":[126,155,195],"improving":[127],"load":[129],"balancing":[130],"on":[131,152,206],"boundary":[133,153],"router.":[134],"Comparison":[135],"results":[136],"show":[137],"that":[138],"application-oriented":[141],"would":[145],"reduce":[146],"number":[148],"prohibited":[150],"turns":[151],"routers":[154],"87.5%":[158],"as":[159,184],"compared":[160,185],"existing":[163,187],"application-agnostic":[164,188],"methods.":[165],"Besides,":[166],"achieves":[171],"104":[172],"times":[173],"speedup":[175],"than":[176],"time-consuming":[179],"recursive":[180],"search.":[181],"overall,":[183],"methods,":[189],"it":[190],"improves":[191],"saturation":[193],"throughput":[194],"4.2%~53.9%":[196],"under":[197],"synthetic":[198],"and":[200],"24.6%":[203],"applications.":[208]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2023-10-13T00:00:00"}