{"id":"https://openalex.org/W4387952456","doi":"https://doi.org/10.1145/3607890.3608467","title":"Work-in-Progress: mixing computation and interaction on FPGA","display_name":"Work-in-Progress: mixing computation and interaction on FPGA","publication_year":2023,"publication_date":"2023-09-17","ids":{"openalex":"https://openalex.org/W4387952456","doi":"https://doi.org/10.1145/3607890.3608467"},"language":"en","primary_location":{"id":"doi:10.1145/3607890.3608467","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3607890.3608467","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3607890.3608467","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Embedded Software","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3607890.3608467","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008170146","display_name":"Lo\u00efc Sylvestre","orcid":"https://orcid.org/0000-0002-1495-9605"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Lo\u00efc Sylvestre","raw_affiliation_strings":["Sorbonne Universit\u00e9, CNRS, LIP6, Sorbonne Universit\u00e9, Paris, France"],"raw_orcid":"https://orcid.org/0000-0002-1495-9605","affiliations":[{"raw_affiliation_string":"Sorbonne Universit\u00e9, CNRS, LIP6, Sorbonne Universit\u00e9, Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007537498","display_name":"Emmanuel Chailloux","orcid":"https://orcid.org/0000-0002-2400-9523"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Emmanuel Chailloux","raw_affiliation_strings":["Sorbonne Universit\u00e9, CNRS, LIP6, Sorbonne Universit\u00e9, Paris, France"],"raw_orcid":"https://orcid.org/0000-0002-2400-9523","affiliations":[{"raw_affiliation_string":"Sorbonne Universit\u00e9, CNRS, LIP6, Sorbonne Universit\u00e9, Paris, France","institution_ids":["https://openalex.org/I39804081","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058477107","display_name":"Jocelyn S\u00e9rot","orcid":"https://orcid.org/0009-0008-4763-8163"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I169645620","display_name":"Institut Pascal","ror":"https://ror.org/03vgfxd91","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I169645620","https://openalex.org/I198244214","https://openalex.org/I4210095849"]},{"id":"https://openalex.org/I198244214","display_name":"Universit\u00e9 Clermont Auvergne","ror":"https://ror.org/01a8ajp46","country_code":"FR","type":"education","lineage":["https://openalex.org/I198244214"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jocelyn S\u00e9rot","raw_affiliation_strings":["Universit\u00e9 Clermont Auvergne, CNRS, Clermont Auvergne INP, Institut Pascal, Universit\u00e9 Clermont Auvergne, Clermont-Ferrand, France"],"raw_orcid":"https://orcid.org/0009-0008-4763-8163","affiliations":[{"raw_affiliation_string":"Universit\u00e9 Clermont Auvergne, CNRS, Clermont Auvergne INP, Institut Pascal, Universit\u00e9 Clermont Auvergne, Clermont-Ferrand, France","institution_ids":["https://openalex.org/I198244214","https://openalex.org/I169645620","https://openalex.org/I1294671590"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5008170146"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15528802,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"5","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8136935234069824},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7852165699005127},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5860488414764404},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5842410326004028},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.5458134412765503},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5278708338737488},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4566269814968109},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4308894872665405},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4263288378715515},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.4253259599208832},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42298638820648193},{"id":"https://openalex.org/keywords/mixing","display_name":"Mixing (physics)","score":0.4167029857635498},{"id":"https://openalex.org/keywords/high-level-programming-language","display_name":"High-level programming language","score":0.4115641713142395},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38827210664749146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35082072019577026},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3411528170108795},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.31967949867248535},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.10500743985176086},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09052383899688721}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8136935234069824},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7852165699005127},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5860488414764404},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5842410326004028},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.5458134412765503},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5278708338737488},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4566269814968109},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4308894872665405},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4263288378715515},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.4253259599208832},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42298638820648193},{"id":"https://openalex.org/C138777275","wikidata":"https://www.wikidata.org/wiki/Q6884054","display_name":"Mixing (physics)","level":2,"score":0.4167029857635498},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.4115641713142395},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38827210664749146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35082072019577026},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3411528170108795},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.31967949867248535},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.10500743985176086},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09052383899688721},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3607890.3608467","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3607890.3608467","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3607890.3608467","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Embedded Software","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-04260840v1","is_oa":true,"landing_page_url":"https://hal.sorbonne-universite.fr/hal-04260840","pdf_url":"https://hal.sorbonne-universite.fr/hal-04260840/document","source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://esweek.org","raw_type":"Conference papers"}],"best_oa_location":{"id":"doi:10.1145/3607890.3608467","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3607890.3608467","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3607890.3608467","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the International Conference on Embedded Software","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4387952456.pdf","grobid_xml":"https://content.openalex.org/works/W4387952456.grobid-xml"},"referenced_works_count":9,"referenced_works":["https://openalex.org/W2018263494","https://openalex.org/W2033518995","https://openalex.org/W2094580572","https://openalex.org/W2124951381","https://openalex.org/W2127335869","https://openalex.org/W2128612657","https://openalex.org/W3000062206","https://openalex.org/W4313456841","https://openalex.org/W6848023707"],"related_works":["https://openalex.org/W2151236218","https://openalex.org/W4234601000","https://openalex.org/W2197466303","https://openalex.org/W1512285683","https://openalex.org/W2187918628","https://openalex.org/W2139569078","https://openalex.org/W2254425074","https://openalex.org/W2135636985","https://openalex.org/W1607849496","https://openalex.org/W2534453537"],"abstract_inverted_index":{"This":[0,46],"paper":[1],"presents":[2],"a":[3],"programming":[4],"language":[5,16],"for":[6,22,36],"the":[7,44],"design":[8],"and":[9,41],"implementation":[10],"of":[11],"reactive":[12],"embedded":[13],"applications.":[14,45],"The":[15],"is":[17],"compiled":[18],"to":[19,52],"hardware":[20],"descriptions":[21],"reconfiguring":[23],"Field-Programmable":[24],"Gate":[25],"Arrays":[26],"(FPGAs)":[27],"using":[28],"logic":[29],"synthesis":[30],"toolchains.":[31],"It":[32],"features":[33],"synchronous":[34],"semantics":[35],"fine-grained":[37],"control":[38],"on":[39],"timing":[40],"parallelism":[42],"in":[43],"enables":[47],"interactions":[48],"with":[49,56],"physical":[50],"I/Os":[51],"be":[53],"safely":[54],"composed":[55],"algorithms.":[57]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}