{"id":"https://openalex.org/W4384517708","doi":"https://doi.org/10.1145/3596225.3596229","title":"Simplicity done right for SIMDified query processing on CPU and FPGA","display_name":"Simplicity done right for SIMDified query processing on CPU and FPGA","publication_year":2023,"publication_date":"2023-06-23","ids":{"openalex":"https://openalex.org/W4384517708","doi":"https://doi.org/10.1145/3596225.3596229"},"language":"en","primary_location":{"id":"doi:10.1145/3596225.3596229","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3596225.3596229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st Workshop on Simplicity in Management of Data","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057703543","display_name":"Dirk Habich","orcid":"https://orcid.org/0000-0002-8671-5466"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Dirk Habich","raw_affiliation_strings":["Dresden Database Research Group, TU Dresden, DE"],"affiliations":[{"raw_affiliation_string":"Dresden Database Research Group, TU Dresden, DE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063115953","display_name":"Alexander Krause","orcid":"https://orcid.org/0000-0002-2616-8739"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alexander Krause","raw_affiliation_strings":["Dresden Database Research Group, TU Dresden, DE"],"affiliations":[{"raw_affiliation_string":"Dresden Database Research Group, TU Dresden, DE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025058022","display_name":"Johannes Pietrzyk","orcid":"https://orcid.org/0000-0001-8734-9835"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Johannes Pietrzyk","raw_affiliation_strings":["Dresden Database Research Group, TU Dresden, DE"],"affiliations":[{"raw_affiliation_string":"Dresden Database Research Group, TU Dresden, DE","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034554537","display_name":"Christian Faerber","orcid":"https://orcid.org/0000-0003-0053-5403"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christian Faerber","raw_affiliation_strings":["Programmable Solutions Group, Intel Corporation, DE"],"affiliations":[{"raw_affiliation_string":"Programmable Solutions Group, Intel Corporation, DE","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063512642","display_name":"Wolfgang Lehner","orcid":"https://orcid.org/0000-0001-8107-2775"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Wolfgang Lehner","raw_affiliation_strings":["Dresden Database Research Group, TU Dresden, DE"],"affiliations":[{"raw_affiliation_string":"Dresden Database Research Group, TU Dresden, DE","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5057703543"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3091,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48586683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8655545711517334},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.8139219880104065},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.7861266136169434},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6753805875778198},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5299283862113953},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.49942588806152344},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.454396516084671},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.43995317816734314},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42203351855278015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38068071007728577},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.253868967294693},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18892648816108704},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17695406079292297},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16483286023139954},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.13095968961715698}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8655545711517334},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.8139219880104065},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.7861266136169434},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6753805875778198},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5299283862113953},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.49942588806152344},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.454396516084671},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.43995317816734314},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42203351855278015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38068071007728577},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.253868967294693},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18892648816108704},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17695406079292297},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16483286023139954},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.13095968961715698},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3596225.3596229","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3596225.3596229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 1st Workshop on Simplicity in Management of Data","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2086977914","https://openalex.org/W2613264175","https://openalex.org/W2982507465","https://openalex.org/W3123542955","https://openalex.org/W3209449653","https://openalex.org/W3215762568","https://openalex.org/W4298284673"],"related_works":["https://openalex.org/W2129537883","https://openalex.org/W2911551207","https://openalex.org/W4225987401","https://openalex.org/W4226140811","https://openalex.org/W4236526691","https://openalex.org/W2003690377","https://openalex.org/W4312862090","https://openalex.org/W4226502243","https://openalex.org/W2365914194","https://openalex.org/W1992604140"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,70],"simple":[3],"but":[4],"effective":[5],"solution":[6],"idea":[7],"to":[8,14,37,50,73],"port":[9],"SIMDified":[10,81],"query":[11],"processing":[12,82],"code":[13],"Intel\u00ae":[15,76],"FPGA":[16],"cards":[17],"for":[18],"acceleration.":[19],"The":[20],"main":[21],"advantage":[22],"of":[23,59],"our":[24,44],"approach":[25,45,72],"is":[26],"the":[27,47,57,79,84],"seamless":[28],"integration":[29],"with":[30,86],"existing":[31],"SIMD":[32,39],"abstraction":[33],"libraries":[34],"originally":[35],"developed":[36],"overcome":[38],"heterogeneity":[40],"on":[41,83],"x86-processors.":[42],"Moreover,":[43],"has":[46],"practical":[48],"benefit":[49],"be":[51],"straightforwardly":[52],"implemented":[53],"in":[54],"C++":[55],"without":[56],"necessity":[58],"complex":[60],"FPGA-specific":[61],"programming.":[62],"Our":[63],"initial":[64],"results":[65],"are":[66],"very":[67],"promising,":[68],"demonstrating":[69],"novel":[71],"comprehensively":[74],"integrate":[75],"FPGAs":[77],"into":[78],"prevailing":[80],"CPU":[85],"reasonable":[87],"effort.":[88]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}