{"id":"https://openalex.org/W4380624072","doi":"https://doi.org/10.1145/3592980.3595312","title":"pimDB: From Main-Memory DBMS to Processing-In-Memory DBMS-Engines on Intelligent Memories","display_name":"pimDB: From Main-Memory DBMS to Processing-In-Memory DBMS-Engines on Intelligent Memories","publication_year":2023,"publication_date":"2023-06-14","ids":{"openalex":"https://openalex.org/W4380624072","doi":"https://doi.org/10.1145/3592980.3595312"},"language":"en","primary_location":{"id":"doi:10.1145/3592980.3595312","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3592980.3595312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th International Workshop on Data Management on New Hardware","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026943297","display_name":"Arthur Bernhardt","orcid":"https://orcid.org/0009-0009-4056-4883"},"institutions":[{"id":"https://openalex.org/I57589565","display_name":"Reutlingen University","ror":"https://ror.org/00q644y50","country_code":"DE","type":"education","lineage":["https://openalex.org/I57589565"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Arthur Bernhardt","raw_affiliation_strings":["Data Management Lab, Reutlingen University, Germany"],"raw_orcid":"https://orcid.org/0009-0009-4056-4883","affiliations":[{"raw_affiliation_string":"Data Management Lab, Reutlingen University, Germany","institution_ids":["https://openalex.org/I57589565"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Embedded Systems and Applications Group, TU Darmstadt, Germany"],"raw_orcid":"https://orcid.org/0000-0002-1164-3082","affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, TU Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073465381","display_name":"Ilia Petrov","orcid":"https://orcid.org/0000-0001-6042-9878"},"institutions":[{"id":"https://openalex.org/I57589565","display_name":"Reutlingen University","ror":"https://ror.org/00q644y50","country_code":"DE","type":"education","lineage":["https://openalex.org/I57589565"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ilia Petrov","raw_affiliation_strings":["Data Management Lab, Reutlingen University, Germany"],"raw_orcid":"https://orcid.org/0000-0001-6042-9878","affiliations":[{"raw_affiliation_string":"Data Management Lab, Reutlingen University, Germany","institution_ids":["https://openalex.org/I57589565"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5026943297"],"corresponding_institution_ids":["https://openalex.org/I57589565"],"apc_list":null,"apc_paid":null,"fwci":3.7383,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.93624807,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"44","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8491905927658081},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.6054892539978027},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.58275306224823},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5697153806686401},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.47157472372055054},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.45881423354148865},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4516521990299225},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.4318731427192688},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.42488569021224976},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40069645643234253},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.35446101427078247},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35210344195365906},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3260255753993988},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.2960280478000641},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2937365770339966},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2115095555782318}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8491905927658081},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.6054892539978027},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.58275306224823},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5697153806686401},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.47157472372055054},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.45881423354148865},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4516521990299225},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.4318731427192688},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.42488569021224976},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40069645643234253},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.35446101427078247},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35210344195365906},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3260255753993988},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2960280478000641},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2937365770339966},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2115095555782318},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3592980.3595312","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3592980.3595312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 19th International Workshop on Data Management on New Hardware","raw_type":"proceedings-article"},{"id":"pmh:oai:opus.reutlingen-university.de:4630","is_oa":false,"landing_page_url":"https://publikationen.reutlingen-university.de/frontdoor/index/index/docId/4630","pdf_url":null,"source":{"id":"https://openalex.org/S4306400499","display_name":"Reutlingen University Academic Bibliography (Reutlingen University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I57589565","host_organization_name":"Reutlingen University","host_organization_lineage":["https://openalex.org/I57589565"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"doc-type:conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1056700687","display_name":null,"funder_award_id":"419942270","funder_id":"https://openalex.org/F4320320879","funder_display_name":"Deutsche Forschungsgemeinschaft"}],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2094332102","https://openalex.org/W2112547256","https://openalex.org/W2136268150","https://openalex.org/W2807118687","https://openalex.org/W2868611809","https://openalex.org/W2982008795","https://openalex.org/W2998432270","https://openalex.org/W3013316555","https://openalex.org/W4245348408","https://openalex.org/W4251693568","https://openalex.org/W4282551050","https://openalex.org/W4285121610","https://openalex.org/W6600089149"],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2781952239","https://openalex.org/W2606565524","https://openalex.org/W1848192231","https://openalex.org/W4317815260","https://openalex.org/W2021535927","https://openalex.org/W1975698617","https://openalex.org/W79990711","https://openalex.org/W5673888","https://openalex.org/W4295235956"],"abstract_inverted_index":{"The":[0],"performance":[1],"and":[2,32,45,64],"scalability":[3],"of":[4,14],"modern":[5],"data-intensive":[6],"systems":[7],"are":[8,30],"limited":[9],"by":[10,42],"massive":[11],"data":[12,57],"movement":[13],"growing":[15],"datasets":[16],"across":[17],"the":[18,23,49,60],"whole":[19],"memory":[20,44],"hierarchy":[21],"to":[22,38],"CPUs.":[24],"Such":[25],"traditional":[26],"processor-centric":[27],"DBMS":[28],"architectures":[29],"bandwidth-":[31],"latency-bound.":[33],"Processing-in-Memory":[34],"(PIM)":[35],"designs":[36],"seek":[37],"overcome":[39],"these":[40],"limitations":[41],"integrating":[43],"processing":[46],"functionality":[47],"on":[48],"same":[50],"chip.":[51],"PIM":[52],"targets":[53],"near-":[54],"or":[55],"in-memory":[56],"processing,":[58],"leveraging":[59],"greater":[61],"in-situ":[62],"parallelism":[63],"bandwidth.":[65]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}