{"id":"https://openalex.org/W4385816230","doi":"https://doi.org/10.1145/3592307.3592318","title":"Design and FPGA verification of All-digital Low Order Sigma Delta Modulator with Simple Structure","display_name":"Design and FPGA verification of All-digital Low Order Sigma Delta Modulator with Simple Structure","publication_year":2023,"publication_date":"2023-03-24","ids":{"openalex":"https://openalex.org/W4385816230","doi":"https://doi.org/10.1145/3592307.3592318"},"language":"en","primary_location":{"id":"doi:10.1145/3592307.3592318","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3592307.3592318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 6th International Conference on Electronics, Communications and Control Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044165839","display_name":"S. M. Lu","orcid":"https://orcid.org/0000-0002-2663-092X"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Sufeng Lu","raw_affiliation_strings":["Institute of RF- & OE-ICs, School of Information Science and Engineering, Southeast University, China and \rSchool of Electronic Networks, Jiangsu Vocational College of Electronics and Information, China"],"affiliations":[{"raw_affiliation_string":"Institute of RF- & OE-ICs, School of Information Science and Engineering, Southeast University, China and \rSchool of Electronic Networks, Jiangsu Vocational College of Electronics and Information, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021820310","display_name":"Qiao Meng","orcid":"https://orcid.org/0000-0002-8075-7171"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiao Meng","raw_affiliation_strings":["Institute of RF- & OE-ICs, School of Information Science and Engineering, Southeast University, China"],"affiliations":[{"raw_affiliation_string":"Institute of RF- & OE-ICs, School of Information Science and Engineering, Southeast University, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005961838","display_name":"Yujia Huang","orcid":"https://orcid.org/0000-0003-3805-1658"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yujia Huang","raw_affiliation_strings":["Institute of RF- & OE-ICs, School of Information Science and Engineering, Southeast University, China"],"affiliations":[{"raw_affiliation_string":"Institute of RF- & OE-ICs, School of Information Science and Engineering, Southeast University, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044165839"],"corresponding_institution_ids":["https://openalex.org/I76569877"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10204946,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"68","last_page":"74"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7801626920700073},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7383551001548767},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7152408361434937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7057071924209595},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.5265921950340271},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4832085371017456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47955939173698425},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.410225510597229},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3447835445404053},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32450443506240845},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15831291675567627},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15155449509620667},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08816051483154297},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.07987254858016968}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7801626920700073},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7383551001548767},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7152408361434937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7057071924209595},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.5265921950340271},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4832085371017456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47955939173698425},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.410225510597229},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3447835445404053},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32450443506240845},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15831291675567627},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15155449509620667},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08816051483154297},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.07987254858016968},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3592307.3592318","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3592307.3592318","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2023 6th International Conference on Electronics, Communications and Control Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1521575888","https://openalex.org/W2966552556","https://openalex.org/W3045278540","https://openalex.org/W4312643036","https://openalex.org/W4313055166","https://openalex.org/W6618515219"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2015457513","https://openalex.org/W2213903980","https://openalex.org/W629811444"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,72,77,80,83,86,89,93,97,100,107],"design":[4,45,70],"and":[5,38,66,96],"FPGA":[6,98],"verification":[7],"of":[8,71,79,85,92,109],"low":[9],"order":[10],"sigma":[11,21],"delta":[12,22],"modulators":[13],"applied":[14],"in":[15,99],"fully":[16],"digital":[17,42,73,94],"applications.":[18],"The":[19,44,69],"all-digital":[20],"modulators,":[23],"which":[24],"output":[25],"single":[26],"bit":[27],"streams,":[28],"adopt":[29],"very":[30,40],"simple":[31],"structure,":[32,88],"such":[33],"as":[34],"first-order":[35],"or":[36],"second-order,":[37],"occupying":[39],"few":[41],"circuits.":[43],"work":[46],"is":[47],"based":[48],"on":[49],"matlab/simulink":[50],"simulation,":[51],"including":[52],"parameter":[53],"setting,":[54],"loop":[55,101],"structure":[56],"adjustment,":[57],"alternating":[58],"current":[59,63],"(AC)":[60],"analysis,":[61],"direct":[62],"(DC)":[64],"analysis":[65],"so":[67],"on.":[68],"circuit":[74],"implementation":[75],"includes":[76],"selection":[78,84],"data":[81],"format,":[82],"adder":[87],"HDL":[90],"cosimulation":[91],"circuit,":[95],"verification.":[102],"Suggestions":[103],"also":[104],"given":[105],"for":[106],"application":[108],"these":[110],"modulators.":[111]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}