{"id":"https://openalex.org/W4385585371","doi":"https://doi.org/10.1145/3587135.3592182","title":"High-Level Synthesis of the OpenMP runtime to improve the generation of parallel accelerators","display_name":"High-Level Synthesis of the OpenMP runtime to improve the generation of parallel accelerators","publication_year":2023,"publication_date":"2023-05-09","ids":{"openalex":"https://openalex.org/W4385585371","doi":"https://doi.org/10.1145/3587135.3592182"},"language":"en","primary_location":{"id":"doi:10.1145/3587135.3592182","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3587135.3592182","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3587135.3592182","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3587135.3592182","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085682395","display_name":"Giovanni Gozzi","orcid":"https://orcid.org/0009-0009-6311-5458"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Gozzi","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0009-0009-6311-5458","affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008177871","display_name":"Michele Fiorito","orcid":"https://orcid.org/0000-0001-8675-6703"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Fiorito","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0001-8675-6703","affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033121816","display_name":"Serena Curzel","orcid":"https://orcid.org/0000-0002-8202-1627"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Serena Curzel","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8202-1627","affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028565685","display_name":"Fabrizio Ferrandi","orcid":"https://orcid.org/0000-0003-0301-4419"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabrizio Ferrandi","raw_affiliation_strings":["Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0301-4419","affiliations":[{"raw_affiliation_string":"Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09825095,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"71","issue":null,"first_page":"209","last_page":"210"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9659000039100647,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.830567479133606},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7456955909729004},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.738521933555603},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6762760877609253},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6689015626907349},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.6273427605628967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5536367893218994},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5475791096687317},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5427834987640381},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4722301959991455},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.45405465364456177},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4299369752407074},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3860132396221161}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.830567479133606},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7456955909729004},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.738521933555603},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6762760877609253},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6689015626907349},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.6273427605628967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5536367893218994},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5475791096687317},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5427834987640381},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4722301959991455},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.45405465364456177},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4299369752407074},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3860132396221161}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3587135.3592182","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3587135.3592182","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3587135.3592182","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1247637","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1247637","pdf_url":"https://re.public.polimi.it/bitstream/11311/1247637/1/cf23-p179-paper.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"doi:10.1145/3587135.3592182","is_oa":true,"landing_page_url":"http://dx.doi.org/10.1145/3587135.3592182","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3587135.3592182","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 20th ACM International Conference on Computing Frontiers","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/4","display_name":"Quality Education"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4385585371.pdf","grobid_xml":"https://content.openalex.org/works/W4385585371.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W2111408175","https://openalex.org/W2168113051","https://openalex.org/W2077870657"],"abstract_inverted_index":{"Field":[0],"Programmable":[1],"Gate":[2],"Arrays":[3],"(FPGAs)":[4],"are":[5],"reconfigurable":[6],"hardware":[7,15,68],"components":[8],"that":[9],"can":[10,60],"be":[11],"programmed":[12],"using":[13],"a":[14,29],"specification":[16],"language":[17],"such":[18],"as":[19],"Verilog":[20],"or":[21],"VHDL.Writing":[22],"code":[23],"to":[24,40],"program":[25],"an":[26],"FPGA":[27],"requires":[28],"set":[30],"of":[31,43,48,54],"different":[32],"skills":[33],"than":[34],"software":[35,65],"programming,":[36],"for":[37],"example,":[38],"related":[39],"the":[41,51],"use":[42],"signals":[44],"and":[45,50],"registers":[46],"instead":[47],"variables":[49],"explicit":[52],"description":[53],"parallelism.":[55],"High-Level":[56],"Synthesis":[57],"(HLS)":[58],"tools":[59],"help":[61],"by":[62],"automatically":[63],"translating":[64],"specifications":[66],"into":[67],"descriptions.":[69]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}