{"id":"https://openalex.org/W4378801013","doi":"https://doi.org/10.1145/3583781.3590317","title":"Verilog-A Implementation of Generic Defect Templates for Analog Fault Injection","display_name":"Verilog-A Implementation of Generic Defect Templates for Analog Fault Injection","publication_year":2023,"publication_date":"2023-05-31","ids":{"openalex":"https://openalex.org/W4378801013","doi":"https://doi.org/10.1145/3583781.3590317"},"language":"en","primary_location":{"id":"doi:10.1145/3583781.3590317","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3583781.3590317","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590317","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590317","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036512005","display_name":"Nicola Dall\u2019Ora","orcid":"https://orcid.org/0000-0003-0656-9786"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nicola Dall'Ora","raw_affiliation_strings":["University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035992445","display_name":"Sadia Azam","orcid":"https://orcid.org/0000-0003-0480-4607"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sadia Azam","raw_affiliation_strings":["University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068919830","display_name":"Enrico Fraccaroli","orcid":"https://orcid.org/0000-0002-9739-6501"},"institutions":[{"id":"https://openalex.org/I114027177","display_name":"University of North Carolina at Chapel Hill","ror":"https://ror.org/0130frc33","country_code":"US","type":"education","lineage":["https://openalex.org/I114027177"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Enrico Fraccaroli","raw_affiliation_strings":["University of North Carolina at Chapel Hill, Chapel Hill, NC, USA"],"affiliations":[{"raw_affiliation_string":"University of North Carolina at Chapel Hill, Chapel Hill, NC, USA","institution_ids":["https://openalex.org/I114027177"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044844221","display_name":"Renaud Gillon","orcid":"https://orcid.org/0000-0003-0980-5238"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Renaud Gillon","raw_affiliation_strings":["Sydelity B.V., Kruisem, Belgium"],"affiliations":[{"raw_affiliation_string":"Sydelity B.V., Kruisem, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Franco Fummi","raw_affiliation_strings":["University of Verona, Verona, Italy"],"affiliations":[{"raw_affiliation_string":"University of Verona, Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036512005"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":0.3076,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.4660804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"477","last_page":"481"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7711516618728638},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7447192668914795},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.6963462233543396},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.59754478931427},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5511967539787292},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5321195721626282},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5283955931663513},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48522210121154785},{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.4790847897529602},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4130169749259949},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3436260223388672},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33875250816345215},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23815631866455078},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14835035800933838},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.11824563145637512},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08901679515838623}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7711516618728638},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7447192668914795},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.6963462233543396},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.59754478931427},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5511967539787292},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5321195721626282},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5283955931663513},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48522210121154785},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.4790847897529602},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4130169749259949},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3436260223388672},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33875250816345215},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23815631866455078},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14835035800933838},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.11824563145637512},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08901679515838623},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3583781.3590317","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3583781.3590317","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590317","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3583781.3590317","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3583781.3590317","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3583781.3590317","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2023","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4378801013.pdf","grobid_xml":"https://content.openalex.org/works/W4378801013.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W2020952006","https://openalex.org/W2101456051","https://openalex.org/W2104520397","https://openalex.org/W2533316018","https://openalex.org/W2548566911","https://openalex.org/W2553580748","https://openalex.org/W2567975304","https://openalex.org/W2782226720","https://openalex.org/W2965989144","https://openalex.org/W3038743613","https://openalex.org/W3158402241"],"related_works":["https://openalex.org/W2011289549","https://openalex.org/W2107240870","https://openalex.org/W2186173565","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2109093620","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2539742022"],"abstract_inverted_index":{"With":[0],"functional":[1],"safety":[2],"being":[3],"increasingly":[4],"important":[5],"in":[6,23,47,73,78],"the":[7,24,33,38,48,84,121,135,138,145],"development":[8],"of":[9,28,40,57,83],"mixed-signal":[10],"products":[11],"for":[12,89],"automotive":[13],"applications,":[14],"EDA":[15,86],"solutions":[16],"have":[17],"appeared":[18],"striving":[19],"to":[20,36,63,71,97,113],"help":[21],"designers":[22],"setup":[25],"and":[26,43,60,104],"execution":[27],"fault":[29,90],"injection":[30,91],"campaigns.":[31],"Despite":[32],"ongoing":[34],"work":[35],"standardize":[37],"definition":[39],"defect":[41,65,115],"models":[42],"coverage":[44],"calculation":[45],"methods":[46],"IEEE":[49,146],"P2427":[50,147],"draft":[51],"standard,":[52,123],"there":[53],"is":[54],"a":[55,58,74,110],"lack":[56],"unified":[59],"portable":[61],"method":[62,96],"define":[64],"templates":[66],"that":[67],"can":[68],"be":[69,102],"used":[70],"inject":[72],"systematic":[75],"way":[76],"defects":[77,100],"an":[79],"analog":[80],"circuit.":[81],"Each":[82],"existing":[85],"tool":[87],"sets":[88],"proposes":[92],"its":[93],"own":[94],"proprietary":[95],"specify":[98],"how":[99],"should":[101],"defined":[103],"injected.":[105],"The":[106,129],"proposed":[107],"paper":[108],"describes":[109],"Verilog-A-based":[111],"approach":[112,130],"coding":[114],"templates,":[116],"which":[117],"through":[118],"compliance":[119],"with":[120],"Verilog-A":[122],"warrants":[124],"portability":[125],"across":[126],"compatible":[127],"simulators.":[128],"has":[131],"been":[132],"validated":[133],"on":[134],"circuits":[136],"from":[137],"Analogue":[139],"Benchmark":[140],"Circuits":[141],"made":[142],"available":[143],"by":[144],"working":[148],"group.":[149]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}